Pulse Control LSI PCL6115/6125/6145

User's Manual

NPM Nippon Pulse Motor Co., Ltd.

[Preface]

Thank you for considering our pulse control LSI, the "PCL6100 series."

Before using the product, please read this manual to become familiar with it.

Please note that the section "Handling Precautions", which includes the details of installing these ICs, is shown at the end of this manual.

[Cautions]

(1) Copying all or any part of this manual without written approval is prohibited by copyright laws.

- (2) The specifications of these LSIs may be changed to improve performance or quality without prior notice.
- (3) Although this manual was produced with the utmost care, if you find any points that are unclear, wrong, or have inadequate descriptions, please let us know.
- (4) We are not responsible for any results that may occur from using these LSIs, regardless of item (3) above.

- Explanation of the description in this manual

- 1. The suffix "x", "y", "z", and "u" of terminal names and bit names refer to X-axis, Y-axis, Z-axis, and U-axis, respectively.
- 2. Over-lines above negative logic terminal names (ex. RST) are not used in this manual. Please refer to the "<u>3-3. Terminal List</u>" for the logic.
- 3. When describing the bits in registers, "n" refers to a bit position. "0" refers to a bit position and it is prohibited to be written to any other than "0". This bit always returns "0" when it is read.
- 4. The specific bit in a status or in a register is shown as follows:"Status name.Bit name" or "Register name.Bit name" (e.g. RMD.MSDE)
- 5. If there is a description of time in this manual, it shows the value at "reference clock frequency of 19.6608 MHz" unless otherwise noted.
- 6. Signal status "ON" is shown by "H level" or "1" for the positive logic while "L level" or "0" for the negative logic in terms of "ON/OFF" of the signal status.
- As for the suffix attached to numbers, "b" indicates a binary number and "h" indicates a hexadecimal number. Suffixes are not attached to decimal numbers.
 Some binary numbers or hexadecimal numbers may not be suffixed when the values are the same in some charts or the decimal numbers.

INDEX

1. Outline and Features	1
1-1. Outline	1
1-2. Features	1
2. Specification	6
3. Hardware Description	7
3-1. External dimensions	7
3-2. Terminal Assignment Diagrams	13
3-3. Terminal List	16
3-3-1. PCL6115	16
3-3-2. PCL6125	21
3-3-3. PCL6145	
3-4. Block Diagram	40
3-5. CPU bus I/F	41
3-5-1. Parallel bus I/F	41
3-5-2. Serial Bus I/F	44
4. Software	45
4-1. CPU access	45
4-1-1. Parallel communication	45
4-1-2. Serial communication	
4-2. Status	64
4-2-1. Main status (MSTS)	64
4-2-2. Sub status (SSTS) and general-purpose input/output ports (IOP).	67
4-2-3. Extention status (RSTS)	67
4-3. Commands	
4-3-1. Operation commands	
4-3-2. General-purpose output bit control commands	70
4-3-3. Control commands	
4-3-4. Register control command	73
4-4. Registers (Pre-registers)	75
4-4-1. Pre-register	75
4-4-2. Speed control registers	
4-4-3. Position control register	
4-4-4. Environment setting registers	
4-4-5. Count register	
4-4-6. Interrupt register	
4-4-7. Status indicating register	
5. Operation Mode	

5-1. Command control	107
5-1-1. Positive direction continuous opertaion mode (MOD : 00h)	
5-1-2. Negative direction continuous operation mode (MOD : 08h)	
5-2. Positioning operation mode	
5-2-1. Incremental movement operation mode (MOD: 41h)	
5-2-2. Timer operation mode (MOD: 47h)	
5-3. Manual pulser operation	
5-3-1. Continuous movement operation mode (MOD: 01h)	112
5-3-2. Incremental movement operation mode (MOD: 51h)	112
5-4. Switch operation	113
5-4-1. Continuous movement operation mode (MOD: 02h)	114
5-4-2. Incremental movement operation mode (MOD: 56h)	115
5-5. Origin return operation	116
5-5-1. Origin return operation 0 (RENV2.ORM = 0)	119
5-5-2. Origin return operation 1 (RENV2. ORM = 1)	121
5-6. Linear interpolation operation mode	125
5-6-1. Continuous operation mode (MOD:62h)	126
5-6-2. Incremental movement operation mode (MOD : 63h)	128
6. Speed patterns	129
6-1. Speed pattern list	129
6-2. Speed pattern settings	130
6-2-1. Speed control register calculations	131
6-2-2. Speed pattern setting example	135
6-3. Manual FH correction calculation	137
6-3-1. Linear acceleration/deceleration speed	138
6-3-2. Complete S-curve acceleration/deceleration	138
6-3-3. Partial S-curve acceleration/deceleration	138
6-4. Target speed override	141
7. Description of the Functions	143
7-1. Reset	143
7-2. Target position override	144
7-2-1. Target position override 1 (RMV register)	144
7-2-2. Target position override 2 (PCSn)	146
7-3. Output pulse control	147
7-3-1. Output pulse mode (OUTn, DIRn)	147
7-3-2. Output pulse length and operation complete timing	148
7-4. Mechanical external input control	149
7-4-1. End limit signal (PELn, MELn)	149
7-4-2. Slow–down signal (SDn)	151
7-4-3. Origin position signal (ORGn), encoder Z-phase signal (EZn)	154

7-5. Servomotor I/F	156
7-5-1. Positioning complete signal (INPn)	156
7-5-2. Deviation counter clear signal (ERCn)	157
7-5-3. Alarm signals (ALMn)	159
7-6. Simultaneous start	160
7-6-1. Simultaneous start signal (CSTA)	160
7-6-2. Own-aixs start signal (PCSn)	162
7-7. Simultaneous deceleration	163
7-7-1. Simultaneous deceleration signal (CSD)	163
7-8. Simultaneous stop	164
7-8-1. Simultaneous stop signal (CSTP)	164
7-9. Emergency stop	166
7-9-1. Emergency stop signal (CEMG)	166
7-10. Counters	167
7-10-1. Counter type and input specification	167
7-10-2. Latch and clear (LTCn)	169
7-10-3. Operation stop and input stop	176
7-11. Comparators	177
7-11-1. Comparator types and the functions	177
7-11-2. Ring count function	179
7-11-3. Software limit function	
7-12. Synchronous starting	
7-12-1. Start by stopping the target axis	
7-12-2. Start by internal synchronous signal	
7-13. Interrupt (INT) function	185
7-13-1. Error interrupt factors	
7-13-2. Event interrupt factors	
7-14. ID Monitor	
8. Electrical Characteristics	
8-1. Absolute maximum ratings	
8-2. Recommended operating conditions	
8-3. DC characteristics	
8-3-1. PCL6115	
8-3-2. PCL6125	190
8-3-3. PCL6145	190
8-4. AC characteristics	191
8-4-1. Reference Clock	191
8-4-2. 16-bit I/F-1) 68000, etc	192
8-4-3. 16-bit I/F-2 (H8, etc.)	194
8-4-4. 16-bit I/F-3 (8086, etc.)	197

8-4-5. 8-bit I/F-2 (Z80, etc.)
8-4-6. Serial I/F203
8-5. Operation timing (common for all axes)205
8-5-1. When the EA, EB inputs are in the 2-pulse mode206
8-5-2. When the EA, EB inputs are in the 90-degree phase difference mode
8-5-3. When the PA, PB inputs are in the 2-pulse mode206
8-5-4. When the PA, PB inputs are in the 90-degree phase difference mode
8-5-5. Timing for the command start (when I/M = H level, and B/W = H level)207
8-5-6. Simultaneous start timing207
8-5-7. Deceleration start timing triggered by a command207
8-5-8. Deceleration start timing triggered by the SD input207
8-5-9. Stop timing by a command208
8-5-10. Stop timing by normal stop208
8-5-11. Stop timing by error
9. Handling Precautions
9-1. Design precautions210
9-2. Precautions for transporting and storing LSIs210
9-3. Precautions for handling environment210
9-4. Precautions for installation

1. Outline and Features

1-1. Outline

The PCL6115, PCL6125, and PCL6145 are CMOS based Pulse Control LSIs.

They are designed to output high-speed pulses in order to drive stepper motors and servomotors by various commands from CPU.

They provide various types of controls including constant speed, linear acceleration/deceleration, S-curve acceleration/deceleration, continuous move, relative move, and origin return operation, etc.

The number of control axes is; one for the PCL6115, two for the PCL6125, and four for the PCL6145.

The operation status of LSI can be monitored from the CPU, and the LSI can output interrupt signals per a variety of conditions.

They also incorporate functions for servomotor driver control, such as input terminal for positioning completion signal and output terminal for deviation counter clear signal.

In addition, they are equipped with servomotor driver control features.

These functions can be controlled with simple commands. Moreover, the intelligent design with the LSI will reduce the burden over the CPU units regarding motor controls.

1-2. Features

♦ 3.3 V single voltage power supply

These LSIs operate by a single 3.3 V power supply.

The output signal level range is 0 V to 3.3 V. The input signal level range is 0 V to 3.3 V or 0 V to 5 V.

Super high-speed pulse train output

Up to 9.8 Mpps of command pulses can be output when using the 19.6608 MHz (standard) reference clock frequency, Up to 15 M pps output is available to output when using the 30 MHz (maximum) reference clock.

♦ CPU bus I/F

These LSIs have built-in parallel bus I/F (8-bit: 1 type, 16-bit: 3 types) and a serial bus I/F (4-wire synchronous type: 1 type), so that they can be connected to a wide variety of CPUs.

Acceleration/Deceleration control

Linear acceleration/deceleration or S-curve acceleration/deceleration is selectable. Linear acceleration/deceleration can be inserted in the middle of an S-curve acceleration/deceleration curve by setting S-curve range.

The S-curve range can be set differently between acceleration and deceleration.

If the S-curve range is extremely short, such as setting the S-curve range to 1 pps or less, it will appear to be linear acceleration/deceleration. Therefore, you can perform S-curve deceleration after linear acceleration or linear-deceleration after S-curve acceleration.X-axis

Linear interpolation

These LSIs can perform linear interpolation (= synchronized operation) for any number of axes.

Target speed override

Target speed (operation speed) can be changed during an operation of positioning control incremental movement mode. Target speed (operation speed) and the speed pattern can be changed during an operation of command control continuous movement mode.

Target position override 1) and 2)

- 1. Target position (feeding amount) can be changed during an operation of positioning control incremental movement mode. If the motor position has already exceeded the new target position, it will decelerate and stop (immediate stop for a constant speed start), and then move in the reverse direction.
- Operation starts in the same way as the continuous mode before the input of pulse count start signal. Once the signal is input, LSI will start a positioning control and can stop by outputting the specified number of pulses.

Triangle drive elimination (Automatic FH correction function)

In a positioning control incremental operation, deceleration may start during acceleration if the operation speed (FH speed) is too high for the feeding amount. It is called a triangular drive and it may cause vibration or out-of-stop step issue. To avoid the issue, operation speed can automatically be reduced and triangular drive can be avoided.

Pre-register

The LSI has a built-in pre-register (one stage) for storing the operation data. During operation, data for the next operation is set from the CPU, and the data can be executed continuously immediately after the current operation completes.

Counter circuits

The following two counters are available separately for each axis.

Counter	Purpose of use	Count Input
COUNTER 1 (RCUN1)	32-bit counter for command position control	Command pulse or Encoder signal (EAn/EBn)
COUNTER 2 (RCUN2)	32-bit counter for mechanical position control	Encoder signal (EAn/EBn) or Command pulse

Either counter can be cleared by writing a command. Also the counter data can be latched by writing a command, LTC signal, or ORG signal, etc.

They can also be cleared immediately after latching values.

Comparators

There are 4 comparator circuits for each axis. They can be used to compare target values and internal counter values. Comparator 1 can be compared with COUNTER 1 and Comparator 2 can be compared with COUNTER 2. Comparator 3 and 4 are for software limit function only.

Simultaneous start function

Multiple axes controlled by one LSI or multiple axes controlled by multiple LSIs can be started simultaneously by a command or a simultaneous start signal.

Simultaneous stop function

Multiple axes controlled by one LSI or multiple axes controlled by multiple LSIs can be stopped simultaneously by an error stop of other axis.

Manual pulser input function

By applying signals with a manual pulser, a motor can be driven directly.

Input signals are 90 degree phase difference signal (1x, 2x, or 4x) or 2 pulse signal (up and down pulse signals). It can be stopped within the range of end limit signals or software limit signals on the plus side or the minus side. After being stopped by the end limit signal or software limit range, you can operate only in the opposite direction by reversing the manual pulser signal.

You can conduct continuous movements by inputting a manual pulser signal, and also conduct incremental movements to stop at the target position.

Direct input of external operation switch

A motor can be directly driven by inputting an external operation switch signal.

The input terminal is shared with the manual pulser terminal. These switches turn a motor forward (+ direction) and backward (– direction) in accordance with the external switch signal. It can conduct a continuous movement that a motor moves continuously only while the external switch signal is ON or and can conduct a relative movement that a motor stops at the target position.

Operation mode

The basic operations are continuous operations, incremental operations, origin returns, and linear interpolations.

By setting bits for optional operation modes, a variety of operations are available.

<Examples of operation modes>

- 1) Continuous move by a command control
- 2) Continuous move and an incremental operation using a manual pulser control
- 3) Continuous move and incremental operation using an external switch control
- 4) Origin positon return by an origin return operation.
- 5) Positioning operation using incremental operation
- 6) Hardware start of incremental operation by inputting simultaneous start signal.
- 7) Incremental operation from the input point of the pulse count start signal (target position override 2)

Origin return sequences

A variety of origin return operations can be selected by setting of the start command and the optional operation mode bit.

<Examples of origin return sequences>

- 1) Starts feeding at constant speed and stops when the ORG signal is turned ON
- 2) Starts feeding at constant speed and stops when the LSI finishes counting specified number of EZ pulses after the ORG signal is turned ON.
- Starts feeding at high-speed decelerates when the SD signal is turned ON, and stops when the ORG signal is turned ON.

- 4) Starts feeding at high-speed, decelerates and stops when the ORG signal is turned ON.
- 5) Starts feeding at high speed, and starts decelerating when the ORG signal is turned ON. Then, stops when the LSI finishes counting specified number of EZ pulses.

Mechanical input control

There are four signal input terminals for each axis as follows:

PELn The positive direction end limit signal is input.
 When turning ON while moving in the positive direction, an axis will stop immediately, or decelerate and stop.

The axis will not move in the positive direction if this signal is ON when starts feeding. (The negative direction is OK.)

- 2. MELn The negative direction end limit signal is input. When turning ON while moving in the negative direction, an axis will stop immediately, or decelerate and stop. The axis will not move in the negative direction if this sigal is ON when starts feeding. (The positive direction is OK.)
 3. SDn The slow-down signal is input.
- When turning ON while moving, an axis will decelerate or decelerate and stop. If decelerate is selected, an axis will decelerate to FL speed if it is ON when starts feeding An axis will operate at FL contstant speed if this signal is ON when starts feeding. If it is set to decelerate and stop, an axis will decelerate to FL speed and then will stop.
- ORGn The origin signal is input.
 When it is ON during an origin return operation, an axis will stop immidiaely, decelerate and stop, or start decelerating.

The input logic for PELn terminal and MELn terminal can be changed by changing hardware setting. The input logic for SDn terminal and ORGn terminal can be changed by changing software setting.

Servomotor I/F

There are three signals terminals for each axis as follows:

- 1. INPn Input a positioning complete signal that is output by a servomotor driver.
- 2. ERCn Output a deviation counter clear signal to a servomotor driver.
- 3. ALMn Input an alarm singal that is output by a servomotor driver.
 When this alarm signal is ON, the axis will stop immediately or will decelerate and stop. An error interrupt is generated when the alarm signal turns ON even while the motor is stopped. If the alarm signal is ON at the start, operation will not start.

The input logic of INPn and ALMn or the output logic of ERCn can be changed by software setting. If the pulse output is selected for the deviation counter clear signal, the pulse length can be selected; (From 12 µs to 104 ms, a level output is also available.)

Output pulse mode

You can select from common pulse mode, 2-pulse mode and 90-degree phase difference mode. The logic can also be selected.

Emergency stop signal (CEMG)

When this signal is turned ON, all axes will stop immediately. If this signal is ON at start, the axis will not start.

Interrupt request

An INT signal (interrupt request) can be output for various factors and reasons. Interrupt factors for each axis are output from the INT terminal by a logical OR connection.

♦ General-purpose input/output port

Each axis has 8-bit general-purpose input/output port. The I/O specification and logic can be changed by software settings.

Shared input/output port

When using the serial bus I/F, the data bus of the parallel bus I/F can be used as a 16-bit shared input/ output port.

2. Specification

Item	Description					
Number of control axes	PCL6115: One					
	PCL6125: Two (X and Y axes)					
	PCL6145: Four (X, Y, Z, and U axes)					
Reference clock frequency (f _{CLK})	Standard: 19.6608 MHz (Max. 30 MHz)					
Positioning control range	-2,147,483,648 to +2,147,483,647 (32-bit)					
Slow-down point setting range	0 to 16,777,215 (24-bit)					
Number of registers used for setting speeds	Two for each axis (FL and FH)					
Speed setting step range	1 to 16,383 (14-bit)					
Speed magnification range	By changing the reference clock frequency, the speed range will also					
	change with that ratio.					
	1. When the reference clock frequency = 19.6608 MHz, 0.293x to 600x. (The following is an example.)					
	When 0.3x is selected: 0.3 to 4,914.9 pps					
	When 1x is selected: 1 to 16,383 pps					
	When 600x is selected: 600 to 9,829,800 pps					
	2. When the reference clock frequency = 30 MHz, 0.447x to 915.527x.					
	(The following is an example.)					
	When 0.5x is selected: 0.5 to 8,191.7 pps					
	When 1x is selected: 1 to 16,383.5 pps					
	When 915.527x is selected: 915.527 to 14,999,084.5 pps					
Acceleration/Deceleration	Linear and S-curve acceleration/deceleration. Acceleration and					
characteristics	Deceleration characteristics can be set independently.					
Acceleration rate setting range	1 to 65,535 (16-bit)					
Deceleration rate setting range	1 to 65,535 (16-bit)					
Slow-down point automatic setting	The automatic setting is available only when acceleration and deceleration					
Triangular drive elimination	curves are symmetrical. It will automatically lower the target speed, and avoid a triangular drive.					
(Automatic FH correction)	A triangular drive is a positioning operation that an axis decelerates in the					
(Automatic I'll conection)	middle of acceleration. It occurs when the feeding amount is too small.					
Manual operation input	2 signals; Manual pulser signal (PAn/PBn) and External switch signal (PDR/MDR)					
Counters	COUNTER 1 (RCUN1): Command position control counter (32-bit)					
	COUNTER 2 (RCUN2): Mechanical position control counter (32-bit)					
Comparators	General-purpose comparators : 32-bit x 2 circuits / axis					
	Software limit only : 32-bit x 2 circuits / axis					
CPU bus I/F	8-bit parallel bus Í/F					
	16-bit parallel bus I/F					
	Serial bus I/F (f _{SCK} ≦ $\frac{f_{CLK}}{1.5}$)					
Interpolation functions	Linear interpolation: Any 2 to 4 axes					
Operating temperature range	-40 to +85 °C					
Power supply	3.0 to 3.6 V					
Package	PCL6115: 80-pin QFP					
i acitage	(External dimensions 14 x 14 mm, Mold part 12 x 12 mm)					
	PCL6125: 128-pin QFP					
	(External dimensions 16 x 16 mm, Mold part 14 x 14 mm)					
	PCL6145: 176-pin QFP					
	(External dimensions 26 x 26 mm),Mold part 24 x 24 mm)					


3. Hardware Description

3-1. External dimensions


We will explain the external dimensions of each model:

1. PCL6115


Amax.



Sumbol	Dimension in mm						
Symbol	Min.	Nom.	Max.				
E	11.90	12.00	12.10				
D	11.90	12.00	12.10				
HE	13.60	14.00	14.40				
HD	13.60	14.00	14.40				
е	-	0.50	-				
b	0.13	0.20	0.27				
x	-	-	0.08				
A max	-	-	1.7				
A1	0.00	0.10	0.20				
A2	1.30	1.40	1.50				
L	0.30	0.50	0.75				
L1	0.80	1.00	1.20				
θ	0°	5°	10°				
с	0.09	0.15	0.20				
у	-	-	0.08				



Symbol	Dimension in mm						
Gymbol	Min.	Nom.	Max.				
E	13.90	14.00	14.10				
D	13.90	14.00	14.10				
HE	15.60	16.00	16.40				
HD	15.60	16.00	16.40				
е	-	0.40	-				
b	0.13	0.18	0.23				
x	-	-	0.08				
A max	-	-	1.70				
A1	0.00	0.10	0.20				
A2	1.30	1.40	1.50				
L	0.30	0.50	0.75				
L1	0.80	1.00	1.20				
θ	0°	5°	10°				
С	0.09	0.15	0.20				
У	-	-	0.08				




Cumb ol	Dimension in mm						
Symbol	Min.	Nom.	Max.				
E	23.90	24.00	24.10				
D	23.90	24.00	24.10				
HE	25.60	26.00	26.40				
HD	25.60	26.00	26.40				
е	-	0.50	-				
b	0.17	0.22	0.27				
x	-	-	0.08				
A max	-	-	1.70				
A1	0.00	0.10	0.20				
A2	1.30	1.40	1.50				
L	0.30	0.50	0.75				
L1	0.80	1.00	1.20				
θ	0°	5°	10°				
С	0.09	0.15	0.20				
У	-	-	0.08				

3-2. Terminal Assignment Diagrams


The following shows the terminal assignments of each LSI:

1. PCL6115




Note: The lower left of the model name marking is pin number 1.

2. PCL6125



Note: The lower left of the model name marking is pin number 1.



Note: The lower left of the model name marking is pin number 1.

3-3. Terminal List

Note:

- 1. "Direction" column indicates the signal direction; "I" means input, "O" means output, and "B" means bi-directional.
- 2. "Logic" column indicates the signal logic; "P" means positive logic, N" means negative logic. "#" means changeable with software. "%" means set by hardware
- "Handling" column describes how to deal with terminals when they are not used. Some terminals need to be processed when they are used.
 "OP" means to leave open, "PU" means to pull up, "PU (PD)" means to pull-up or to pull-down, "+V" means to connect directly to VDD or to pull up, and "GN" means to connect directly to GND or to pull-down. A resistance value of 5k to 10k ohm is recommended.
- 4. 0 V to +5 V level can be input to input terminals of all signals.
- 5. The output terminals of all signals can be pulled up to +5 V. However, equal to or more than VDD cannot be output. (Equal to or more than 5k to 10k ohm resistant value is recommended.)

Terminal No.	Signal name	Direction	Logic	Handling	Description
1	IF0/SCK	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode.
					Serial bus I/F: Inputs serial clock signal.
2	IF1/MOSI	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode.
					Serial bus I/F: Input output data from CPU.
3	VDD	-	-	-	Power supply terminal.
					Connect to 3.3 V.
4	CS/SS	I	Ν	-	Parallel bus I/F: Inputs chip select signal.
					Serial bus I/F: Inputs slave select signal.
5	RD	I	Ν	-	Parallel bus I/F: Inputs read out signal.
					Serial bus I/F: Connects to GND.
6	WR	I	Ν		Parallel bus I/F: Inputs write signal.
					Serial bus I/F: Connects to GND.
7	A0 / DS0	I	Р	-	Parallel bus I/F: Inputs address signal.
8	A1 / DS1				Serial bus I/F: Sets device select number.
9	A2	I	Р	PU	Parallel bus I/F: Inputs address signal.
				(PD)	Serial bus I/F: Sets device select number.
10	GND	-	-	-	Power supply terminal.
					Connects to GND.
11	INT	0	Ν	OP	Outputs interrupt request signal.
					See "7-13. Interrupt (INT) function" for details.

3-3-1. PCL6115

Terminal No.	Signal name	Direction	Logic	Handling	Description
12	WRQ/MISO	0	Ν	OP	Parallel bus I/F: Outputs wait request signal.
					Serial bus I/F: Outputs input data to CPU.
13	IFB	0	Ν	OP	Parallel bus I/F: Outputs interface operation signal.
					Serial bus I/F: Leave it open.
14	VDD				Power supply terminal.
					Connects to 3.3 V.
15	D0/GP0	В	Р	PU	Parallel bus I/F: Connect data bus; Bit 0 to Bit 3.
16	D1/GP1			(PD)	Serial bus I/F: Become shared input/output ports; GP0 to GP3
17	D2/GP2				terminals.
18	D3/GP3				
19	GND	-	-	-	Power supply terminal.
					Connects to GND.
20	D4/GP4	В	Р	PU	Parallel bus I/F: Connect data bus; Bit 4 to Bit 7.
21	D5/GP5			(PD)	Serial bus I/F: Become shared input/output ports; GP4 to GP7
22	D6/GP6				terminals.
23	D7/GP7				
24	VDD	-	-	-	Power supply terminal.
					Connects to 3.3 V.
25	D8/GP8	В	Р	PU	Parallel bus I/F: Connect 6-bit data bus; Bit 8 to Bit 11.
26	D9/GP9			(PD)	8-bit data bus needs to be pulled-up or pulled-down.
27	D10/GP10				Serial bus I/F: Become shared input/output ports; GP8 to GP11
28	D11/GP11				terminals.
29	GND	-	-	-	Power supply terminal.
					Connects to GND.
30	D12/GP12	В	Р	PU	Parallel bus I/F: Connect the 16-bit data bus; Bit 12 to Bit 15.
31	D13/GP13			(PD)	8-bit data bus needs to be pulled up or pulled down.
32	D14/GP14				Serial bus I/F: Become shared input/output ports; GP12 to
33	D15/GP15				GP15 terminals.
34	VDD	-	-	-	Power supply terminal.
					Connects to 3.3 V.
35	PEL	I	N%	+V	Inputs end limit signal in the positive direction.
					See "7-4-1. End limit signal (PELn, MELn)" for details.
36	MEL	I	N%	+V	Inputs end limit signal in the negative direction.
					See "7-4-1. End limit signal (PELn, MELn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
37	SD	I	N#	+V	Inputs slow-down signal.
					See "7-4-2. Slow-down signal (SDn)" for details.
38	ORG	I	N#	+V	Inputs origin position signal.
					See " <u>7-4-3. Origin signal (ORGn), Encoder Z-phase signal</u>
					(<u>EZn)</u> " for details.
39	ALM	I	N#	+V	Inputs alarm signal input from a servomotor driver.
					See "7-5-3. Alarm signals (ALMn)" for details.
40	PCS	I	N#	GN	Inputs pulse count start signal or own-axis start signal.
					See "7-2-2. Target position override 2 (PCSn)" or "7-6-2.
					Own-axis start signal (PCSn)" for details.
41	INP	I	N#	GN	Inputs positioning complete signal from a servomotor driver.
					(In-position signal).
					See " <u>7-5-1. INP signal</u> " for details.
42	LTC	I	N#	GN	Inputs counter latch signal.
					See "7-10-2. Latch and reset (LTCn)" for details.
43	GND	-	-	-	Power supply terminal.
					Connects to GND.
44	EA	I	-	GN	Inputs phase A signals from an encoder.
					See "7-10-1. Counter type and input specification" for details.
45	EB	I	-	GN	Inputs phase B signals from an encoder.
					See "7-10-1. Counter type and input specification" for details.
46	EZ	I	N#	GN	Inputs phase Z signals from an encoder.
					See "7-4-3. Origin positon signal (ORGn), encoder Z-phase
					signal (EZn)" for details.
47	PA/PDR	I	-	GN	Connects to phase A of a manual pulser or to the positive
					direction of an external switch.
					See "5-3. Manual pulser operation" or "5-4. Switch operation"
					for details.
48	PB/MDR	I	-	GN	Connects to phase B of a manual pulser or to the negative
					direction of an external switch.
					See "5-3. Manual pulser operation" or "5-4. Switch operation"
					for details.
49	PE	I	Ν	GN	Inputs manual pulser signals or external switch enable signal.
					L level (GN): Controllable by PA/PDR terminals and PB/MDR
					terminals.
					H level (+V): Uncontrollable by PA/PDR terminals and
					PB/MDR terminals.
50	VDD	-	-	-	Power supply terminal.
					Connects to 3.3 V.

Terminal No.	Signal name	Direction	Logic	Handling	Description
51	P0/FUP	В	-	PU	P0 terminal used for general-purpose input/output port or
				(PD)	output terminal for on-going acceleration signal.
					See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
52	P1/FDW	В	-	PU	P1 terminal used for general-purpose input/output port or
				(PD)	output terminal for on-going deceleration signal.
					See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for
					details.
53	P2/MVC	В	-	PU	P2 terminal used for general-purpose input/output port or
				(PD)	output terminal for on-going constant speed operation signal.
					See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for
- 1	D0/0D/				details.
54	P3/CP1	В	-	PU	P3 terminal used for general-purpose input/output port of
				(PD)	output terminal for signal that indicates the condition of
					comparator 1 is met. See " <u>4-4-4-3. RENV2: Environment</u>
FF	GND				setting 2 register" for details.
55 56	P4/CP2	B	-	- PU	Power supply terminal. Connects to GND. P4 terminal used for general purpose input/output port or
50	F4/CF2	D	-	PD)	output terminal for signal that indicates the condition of
				(FD)	comparator 2 is met. See "4-4-4-3. RENV2: Environment
					setting 2 register" for details.
57	P5	В	_	PU	P5 terminal used for general purpose input/output port.
01	10			(PD)	See "4-4-4-3. RENV2: Environment setting 2 register" for
				()	details.
58	P6	В	-	PU	P6 terminal used for general purpose input/output port.
				(PD)	See "4-4-4-3. RENV2: Environment setting 2 register" for
				, , , , , , , , , , , , , , , , , , ,	details.
59	P7	В	-	PU	P7 terminal used for general purpose input/output port
				(PD)	See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
60	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
61	OUT	0	N#	OP	Outputs command pulse to a motor driver.
					See "7-3-1. Output pulse mode (OUTn, DIRn)" for details.
62	DIR	0	N#	OP	Outputs command pulse to a motor driver.
					See "7-3-1. Output pulse mode (OUTn, DIRn)" for details.
63	ERC	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver.
					See "7-5-2. Deviation counter clear signal (ERCn)" for details.
64	BSY	0	Ν	OP	Outputs signal to indicate that an operation is in progress.
					It becomes L level during operation.
65	GND	-	-	-	Power supply terminal. Connects to GND.
66	(GND)	I	-	GN	Input terminal for shipping inspection. Connects to GND.
67					
68	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.

Terminal No.	Signal name	Direction	Logic	Handling	Description
69	CLK	I	-	-	Inputs reference clock (CLK) signal. Standard frequency is 19.6608 MHz.
70	GND	-	-	-	Power supply terminal Connects to GND.
71	GND	-	-	-	Power supply terminal Connects to GND.
72	(GND)	Ι	-	GN	Input terminal for shipping inspection. Connects to GND.
73	VDD	-	-	-	Power supply terminal Connects to 3.3 V.
74	CSD	В	Ν	PU	Inputs/Outputs simultaneous deceleration signal. See " <u>7-7-1. Simultaneous deceleration signal (CSD)</u> " for details.
75	CSTA	В	Ν	PU	Inputs/Outputs simultaneous start signal. See " <u>7-6-1. Simultaneous start signal (CSTA)</u> " for details.
76	CSTP	В	Ν	PU	Inputs/Outputs simultaneous stop signal. See " <u>7-8-1. Simultaneous stop signal (CSTP)</u> " for details.
77	CEMG	I	Ν	+V	Inputs emergency stop signal. See " <u>7-9-1. Emergency stop signal (CEMG)</u> " for details.
78	ELL	I	-	-	Selects the input logic of end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
79	RST	I	N	-	Inputs reset signal. See " <u>7-1. Reset</u> " for details.
80	GND	-	-	-	Power supply terminal Connects to GND.

3-3-2. PCL6125

Terminal No.	Signal name	Direction	Logic	Handling	Description
1	IF0/SCK	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode. Serial bus I/F: Input serial clock signal.
2	IF1/MOSI	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode. Serial bus I/F: Input output data from CPU.
3	VDD	-	-	-	Power supply terminal Connects to 3.3 V.
4	CS/SS	Ι	Ν	-	Parallel bus I/F: Inputs chip select signal. Serial bus I/F: Inputs slave select signal.
5	RD	I	Ν	-	Parallel bus I/F: Inputs read out signal. Serial bus I/F: Connects to GND.
6	<u>WR</u>	I	Ν	-	Parallel bus I/F: Inputs write signal. Serial bus I/F: Connects to GND.
7 8	A0 / DS0 A1 / DS1	Ι	Ρ	-	Parallel bus I/F: Inputs address signal. Serial bus I/F: Sets device select number.
9 10	A2 A3	I	Р	PU (PD)	Parallel bus I/F: Inputs address signal. Serial bus I/F: To be pulled up or pulled down.
11	GND	-	-	-	Power supply terminal. Connects to GND.
12	INT	0	Ν	OP	Outputs interrupt request signal. See " <u>7-13. Interrupt (INT) function</u> " for details.
13	WRQ/MISO	0	Ν	OP	Parallel bus I/F: Outputs wait request signal. Serial bus I/F: Outputs input data to CPU.
14	IFB	0	Ν	OP	Parallel bus I/F: Outputs interface operation signal. Serial bus I/F: Leave it open.
15	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
16 17 18 19	D0/GP0 D1/GP1 D2/GP2 D3/GP3	В	Ρ	PU (PD)	Parallel bus I/F: Connects data bus; Bit 0 to Bit 3. Serial bus I/F: Become shared input/output ports; GP0 to GP3 terminals.
20	GND	-	-	-	Power supply terminal Connects to GND.

Terminal No.	Signal name	Direction	Logic	Handling	Description
21	D4/GP4	В	Р	PU	Parallel bus I/F: Connects data bus; Bit 4 to Bit 7.
22	D5/GP5			(PD)	Serial bus I/F: Becomes shared input/output ports; GP4 to GP7
23	D6/GP6				terminals.
24	D7/GP7				
25	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
26	D8/GP8	В	Р	PU	Parallel bus I/F: Connect 16-bit data bus; Bit 8 to Bit 11.
27	D9/GP9			(PD)	8-bit data bus needs to be pulled up or pulled down.
28	D10/GP10				Serial bus I/F: Becomes shared input/output ports; GP8 to
29	D11/GP11				GP11 terminals.
30	GND	-	-	-	Power supply terminal
					Connects to GND.
31	D12/GP12	В	Р	PU	Parallel bus I/F: Connect 16-bit data bus; Bit 12 to Bit 15.
32	D13/GP13			(PD)	8-bit data bus needs to be pulled up or pulled down.
33	D14/GP14				Serial bus I/F: Becomes shared input/output ports; GP12 to
34	D15/GP15				GP15 terminals.
35	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
36	PELx	I	N%	+V	Inputs end limit signal in the positive direction.
					See "7-4-1. End limit signal (PELn, MELn)" for details.
07			N10/		
37	MELx	I	N%	+V	Inputs end limit signal in the negative direction.
					See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
38	SDx	I	N#	+V	Input slow-down signal.
					See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
39	ORGx	I	N#	+V	Inputs origin position signal.
					See "7-4-3. Origin position signal (ORGn) and Encoder
					Z-phase signal (EZn)" for details.
40	ALMx	I	N#	+V	Inputs alarm signal input from a servomotor driver.
					See <u>"7-5-3. Alarm signal (ALMn)</u> " for details.
41	PCSx	I	N#	GN	Inputs pulse count start signal or own-axis start signal.
					See "7-2-2. Target position override 2 (PCSn)" or "7-6-2.
					Own-axis start signal (PCSn)" for details.
42	INPx	I	N#	GN	Inputs positioning complete signal from a servo driver.
					(In-position signal).
					See "7-5-1. Positioning complete signal (INPn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
43	LTCx	I	N#	GN	Inputs counter latch signals.
					See "7-10-2. Latch and clear (LTCn)" for details.
44	GND	-	-	-	Power supply terminal
					Connects to GND.
45	EAx	I	-	GN	Inputs phase A signals from an encoder
					See " <u>7-10-1. Counter type and input specification</u> " for details.
46	EBx	I	-	GN	Inputs phase B signals from an encoder
					See " <u>7-10-1. Counter type and input specification</u> " for details.
47	EZx	I	N#	GN	Inputs the phase Z signals from an encoder.
					See "7-4-3. Origin positon signals (ORGn), encoder Z-phase
					<u>signals (EZn)</u> " for details.
48	PAx/PDRx	I	-	GN	Connects to phase A of a manual pulser or the positive
					direction of an external switch. See <u>"5-3. Manual pulser</u>
					operation" or " <u>5-4. Switch operation</u> " for details.
49	PBx/MDRx	I	-	GN	Connects to phase B of a manual pulser or the negative
					direction of an external switch. See " <u>5-3. Manual pulser</u>
					operation" or " <u>5-4. Switch operation</u> for details.
50	PEx	I	Ν	GN	Inputs manual pulser signal or external switch enable signal.
					L level (GN): Controllable by PAx/PDRx terminals and
					PBx/MDRx terminals. H level (+V): Uncontrollable by
					PAx/PDRx terminals and PBx/MDRx terminals.
51	VDD	-	-	-	Power supply terminal
		_			Connects to 3.3 V.
52	P0x/FUPx	В	-	PU	P0 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going acceleration signal.
					See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for
50	P1x/FDWx	Р			details. P1 terminal used for general purpose input/output port or
53	FIX/FDVVX	В	-	PU (PD)	output terminal for on-going deceleration signal.
				(FD)	See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
54	P2x/MVCx	В	-	PU	P2 terminal used for general purpose input/output port or
01				(PD)	output terminal for on-going constant speed operation signal.
				(See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
55	P3x/CP1x	В	-	PU	P3 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
				, í	comparator 1 is met. See "4-4-4-3. RENV2: Environment
					setting 2 register" for details.
56	GND	-	-	-	Power supply terminal
					Connects to GND.
57	P4x/CP2x	В	-	PU	P4 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 2 is met. See " <u>4-4-4-3. RENV2: Environment</u>
					setting 2 register" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
58	P5x	В	-	PU (PD)	P5 terminal used for general purpose input/output port See "4-4-4-3. RENV2: Environment setting 2 register" for
				(1 D)	details.
59	P6x	В	-	PU	P6 terminal used for general purpose input/output port
				(PD)	See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
60	P7x	В	-	PU	P7 terminal used for general purpose input/output port
				(PD)	See " <u>4-4-4-3. RENV2: Environment setting 2 registe</u> r" for
					details.
61	VDD	-	-	-	Power supply terminal
	0.17		N 1//		Connects to 3.3 V.
62	OUTx	0	N#	OP	Outputs command pulse to a motor driver.
63		0	N#	OP	See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
03	DIRx	0	IN#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1 Output pulse mode (OUTn, DIRn)</u> " for details.
64	ERCx	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver.
04	ENGX	0	111#	OF	See " <u>7-5-2</u> . Deviation counter clear signal (ERCn)" for details.
65	BSYx	0	N	OP	Outputs signal to indicate that an operation is in progress.
00	DOTX	Ŭ		01	It becomes L level during operation.
66	GND	_	-	-	Power supply terminal
					Connects to GND.
67	FUPx	0	Ν	OP	Outputs signal during acceleration.
					It becomes L level during acceleration.
68	FDWx	0	Ν	OP	Outputs signal during deceleration.
					It becomes L level during deceleration.
69	MVCx	0	Ν	OP	Outputs signal during constant speed operation.
					It becomes L level during operation.
70	CP1x	0	Ν	OP	Outputs signal when the condition of comparator 1 is met.
					It becomes L level when comparator 1 is met.
71	CP2x	0	Ν	OP	Outputs the signal when the condition of comparator 2 is met.
					It becomes L level when comparator 2 is met.
72	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
73	PELy	I	N%	+V	Inputs end limit signal in the positive direction.
					See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
74	MELy	I	N%	+V	Inputs end limit signal in the negative direction.
					See "7-4-1. End limit signal (PELn, MELn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
75	SDy	Ι	N#	+V	Inputs slow-down signal. See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
76	ORGy	I	N#	+V	Inputs origin position signal.
					See "7-4-3. Origin position signal (ORGn), encoder Z-phase
					signal (EZn)" for details.
77	ALMy	I	N#	+V	Inputs alarm signal input from a servomotor driver.
					See " <u>7-5-3. Alarm signal (ALMn)</u> " for details.
78	PCSy	I	N#	GN	Inputs pulse count start signal or own-axis start signal.
					See "7-2-2. Target position override 2 (PCSn)" or "7-6-2.
					Own-axis start signal (PCSn)" for details
79	INPy	I	N#	GN	Inputs positioning complete signal input from a servomotor
					driver (In-position signal). See "7-5-1. Positioning complete
					signal (INPn)" for details.
80	LTCy	1	N#	GN	Input counter latch signal.
	- ,				See " <u>7-10-2. Latch and reset (LTCn)</u> " for details.
81	GND	-	-	-	Power supply terminal
					Connects to GND.
82	EAy	1	-	GN	Inputs phase A signals from an encoder
	-				See " <u>7-10-1. Counter type and input specification</u> " for details.
83	EBy	1	-	GN	Inputs phase B signals from an encoder.
	,				See " <u>7-10-1. Counter type and input specification</u> " for details.
84	EZy	1	N#	GN	Inputs phase Z signals from an encoder.
	,				See "7-4-3. Origin positon signals (ORGn), encoder Z-phase
					signals (EZn)" for details
85	PAy/PDRy	1	-	GN	Connects to phase A of a manual pulser or the positive
					direction of an external switch.
					See "5-3. Manual pulser operation" or "5-4. Switch operation"
					for details.
86	PBy/MDRy	I	-	GN	Connects to phase B of a manual pulser or the negative
					direction of an external switch.
					See "5-3. Manual pulser operation" or "5-4. Switch operation"
					for details.
87	PEy	I	Ν	GN	Inputs manual pulser signals or external switch enable signals.
					L level (GN): Controllable by PAy/PDRy terminals and
					PBy/MDRy terminals.
					H level (+V): Uncontrollable by PAy/PDRy terminals and
					PBy/MDRy terminals.
88	VDD	-	-	-	Power supply terminal Connects to 3.3 V.

Terminal No.	Signal name	Direction	Logic	Handling	Description
89	P0y/FUPy	В	-	PU (PD)	P0 terminal used for general purpose input/output port or output terminal for on-going acceleration signal. See " <u>4-4-4-3.</u> <u>RENV2: Environment setting 2 register</u> " for details.
90	P1y/FDWy	В	-	PU (PD)	P1 terminal used for general purpose input/output port or output terminal for on-going deceleration signal. See " <u>4-4-4-3.</u> <u>RENV2: Environment setting 2 register</u> " for details.
91	P2y/MVCy	В	-	PU (PD)	P2 terminal used for general purpose input/output port or output terminal for on-going constant speed operation signal. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
92	P3y/CP1y	В	-	PU (PD)	P3 terminal used for general purpose input/output port or output terminal for signal that indicates the condition of comparator 1 is met. See " <u>4-4-4-3. RENV2: Environment</u> <u>setting 2 register</u> " for details.
93	GND	-	-	-	Power supply terminal. Connects to GND.
94	P4y/CP2y	В	-	PU (PD)	P4 terminal used for general purpose input/output port or output terminal for signal that indicates the condition of comparator 2 is met. See " <u>4-4-4-3. RENV2: Environment</u> setting 2 register" for details.
95	P5y	В	-	PU (PD)	P5 terminal used for general purpose input/output port. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
96	P6y	В	-	PU (PD)	P6 terminal used for general purpose input/output port. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details
97	Р7у	В	-	PU (PD)	P7 terminal used for general purpose input/output port. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
98	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
99	OUTy	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
100	DIRy	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
101	ERCy	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver. See " <u>7-5-2. Deviation counter clear signal (ERCn)</u> " for details.
102	BSYy	0	Ν	OP	Outputs signal to indicate that an operation is in progress. It becomes to L level during operation.
103	GND	-	-	-	Power supply terminal Connects to GND.
104	FUPy	0	Ν	OP	Outputs signal during acceleration. It becomes L level during acceleration.
105	FDWy	0	Ν	OP	Outputs signal during deceleration. It becomes L level during deceleration.

Terminal No	Signal name	Direction	Logic	Handling	Description
106	MVCy	0	Ν	OP	Outputs constant speed signal.
					It becomes L level during constant speed operation.
107	CP1y	0	Ν	OP	Outputs signal while the condition of comparator 1 is met.
					It becomes L level while the condition of comparator 1 is met.
108	CP2y	0	Ν	OP	Outputs signal while the condition of comparator 2 is met.
					It becomes L level while the condition of comparator 2 is met.
109	(Open)	0	-	OP	Input terminal for shipping inspection.
110					Leave it open.
111					
112	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
113	CLK	I	-	-	Inputs reference clock (CLK) signal.
					Standard frequency is 19.6608 MHz.
114	GND	-	-	-	Power supply terminal
					Connects to GND.
115	(GND)	I	-	GN	Input terminal for shipping inspection.
116					Connects to GND.
117					
118					
119					
120	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
121	CSD	В	Ν	PU	Inputs and outputs simultaneous deceleration signal.
					See "7-7-1. Simultaneous deceleration signal (CSD)" for
					details.
122	CSTA	В	Ν	PU	Inputs/outputs simultaneous start signal.
					See "7-6-1. Simultaneous start signal (CSTA)" for details.
123	CSTP	В	Ν	PU	Inputs/outputs simultaneous stop signal.
					See "7-8-1. Simultaneous stop signal (CSTP)" for details.
124	CEMG	I	Ν	+V	Inputs emergency stop signal.
					See " <u>7-9-1. Emergency stop signal (CEMG)</u> " for details.
125	ELLx	I	-	-	Selects the input logic for end limit signal.
					L level (GN) : Input logic is positive.
					H level (+V) : Input logic is negative.

Terminal No.	Signal name	Direction	Logic	Handling	Description
126	ELLy	Ι	-	-	Selects the input logic for end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
127	RST	I	N	-	Inputs the reset signal. See " <u>7-1. Reset</u> " for details.
128	GND	-	-	-	Power supply terminal Connects to GND.

3-3-3. PCL6145

Terminal No.	Signal name	Direction	Logic	Handling	Description
1	IF0/SCK	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode.
					Serial bus I/F: Input serial clock signal.
2	IF1/MOSI	I	-	-	Parallel bus I/F: Sets CPU bus I/F mode.
					Serial bus I/F: Input output data from CPU.
3	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
4	CS/SS	I	Ν	-	Parallel bus I/F: Inputs chip select signal.
					Serial bus I/F: Inputs slave select signal.
5	RD	I	Ν	-	Parallel bus I/F: Inputs read out signal.
					Serial bus I/F: Connects to GND.
6	WR	I	Ν	-	Parallel bus I/F: Inputs write signal.
					Serial bus I/F: Connects to GND.
7	A0/DS0	I	Р	-	Parallel bus I/F: Inputs address signal.
8	A1/DS1				Serial bus I/F: Sets device select number.
9	A2	I	Р	PU	Parallel bus I/F: Inputs address signal.
10	A3			(PD)	Serial bus I/F: To be pulled up or pulled down.
11	A4				
12	GND	-	-	-	Power supply terminal.
					Connects to GND.
13	INT	0	Ν	OP	Outputs interrupt request signal.
					See " <u>7-13. Interrupt (INT) function</u> " for details.
14	WRQ/MISO	0	Ν	OP	Outputs interrupt request signal.
					See " <u>7-13. Interrupt (INT) function</u> " for details.
15	IFB	0	Ν	OP	Parallel bus I/F: Outputs interface operation signal.
					Serial bus I/F: Leave it open.
16	VDD	-	-	-	Power supply terminal.
					Connects to 3.3 V.
17	D0/GP0	В	Р	PU	Parallel bus I/F: Connects data bus; Bit 0 to Bit 3.
18	D1/GP1			(PD)	Serial bus I/F: Become shared input/output ports; GP0 to
19	D2/GP2				GP3 terminals.
20	D3/GP3				
21	GND	-	-	-	Power supply terminal
					Connects to GND.

Terminal No.	Signal name	Direction	Logic	Handling	Description
22	D4/GP4	В	Р	PU	Parallel bus I/F: Connects data bus; Bit 4 to Bit 7.
23	D5/GP5			(PD)	Serial bus I/F: Become shared input/output ports; GP4 to
24	D6/GP6				GP7 terminals.
25	D7/GP7				
26	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
27	D8/GP8	В	Р	PU	Parallel bus I/F: Connect 16-bit data bus; Bit 8 to Bit 11.
28	D9/GP9			(PD)	8-bit data bus needs to be pulled up or pulled down.
29	D10/GP10				Serial bus I/F: Become shared input/output ports; GP8 to
30	D11/GP11				GP11 terminals.
31	GND	-	-	-	Power supply terminal
					Connects to GND
32	D12/GP12	В	Р	PU	Parallel bus I/F: Connect 16-bit data bus; Bit 12 to Bit 15.
33	D13/GP13			(PD)	8-bit data bus needs to be pulled up or pulled down.
34	D14/GP14				Serial bus I/F: Become shared input/output ports; GP12 to
35	D15/GP15				GP15 terminals.
36	VDD	-	-	-	Power supply terminal
					Connects to 3.3 V.
37	PELx	I	N%	+V	Inputs end limit signal in the positive direction.
					See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
38	MELx	I	N%	+V	Inputs end limit signal in the negative direction.
					See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
39	SDx	I	N#	+V	Input slow-down signal.
					See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
40	ORGx	I	N#	+V	Inputs origin position signal.
					See "7-4-3. Origin position signal (ORGn), encoder
					Z-phase signal (EZn)" for details.
41	ALMx	I	N#	+V	Inputs alarm signal input from a servomotor driver.
					See " <u>7-5-3. Alarm signal (ALMn)</u> " for details.
42	PCSx	I	N#	GN	Inputs pulse count start signal or own-axis start signal.
					See "7-2-2. Target position override 2 (PCSn)" or "7-6-2.
					Own-axis start signal (PCSn)" for details.
43	INPx	I	N#	GN	Inputs positioning complete signal from a servo driver.
					(In-position signal).
					See "7-5-1. Positioning complete signal (INPn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
44	LTCx	I	N#	GN	Inputs counter latch signals.
					See " <u>7-10-2. Latch and clear (LTCn)</u> " for details.
45	GND	-	-	-	Power supply terminal. Connects to GND.
46	EAx	I	-	GN	Inputs phase A signals from an encoder
					See "7-10-1. Counter type and input specification" for
					details.
47	EBx	I	-	GN	Inputs phase B signals from an encoder
					See "7-10-1. Counter type and input specification" for
					details.
48	EZx	I	N#	GN	Inputs the phase Z signals from an encoder.
					See " <u>7-4-3. Origin positon signals (ORGn), encoder</u>
					Z-phase signals (EZn)" for details.
49	PAx/PDRx	I	-	GN	Connects to phase A of a manual pulser or the positive
					direction of an external switch. See " <u>5-3. Manual pulser</u>
50					operation" or " <u>5-4. Switch operation</u> " for details.
50	PBx/MDRx	I	-	GN	Connects to phase B of a manual pulser or the negative
					direction of an external switch. See " <u>5-3. Manual pulser</u>
51	PEx	1	N	GN	operation" or " <u>5-4. Switch operation</u> " for details.
51	FEX	1	IN	GN	Inputs manual pulser signal or external switch enable signal. L level (GN): Controllable by PAx/PDRx terminals
					and PBx/MDRx terminals.
					H level (+V): Uncontrollable by PAx/PDRx terminals and
					PBx/MDRx terminals.
52	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
53	P0x/FUPx	В	-	PU	P0 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going acceleration signal.
					See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
54	P1x/FDWx	В	-	PU	P1 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going deceleration signal.
					See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
55	P2x/MVCx	В	-	PU	P2 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going constant speed operation
					signal. See " <u>4-4-4-3. RENV2: Environment setting 2</u>
					register" for details.
56	P3x/CP1x	В	-	PU	P3 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 1 is met. See " <u>4-4-4-3. RENV2: Environment</u>
					setting 2 register" for details.
57	GND	-	-	-	Power supply terminal. Connects to GND.
58	P4x/CP2x	В	-	PU	P4 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 2 is met. See " <u>4-4-4-3. RENV2: Environment</u>
					setting 2 register" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
59	P5x	В	-	PU (PD)	P5 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
60	P6x	В	-	PU (PD)	P6 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
61	P7x	В	-	PU (PD)	P7 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
62	VDD	-	-	-	Power supply terminal Connects to 3.3 V.
63	OUTx	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
64	DIRx	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
65	ERCx	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver. See " <u>7-5-2. Deviation counter clear signal (ERCn)</u> " for details.
66	BSYx	0	Ν	OP	Outputs signal to indicate that an operation is in progress. It becomes L level during operation.
67	GND	-	-	-	Power supply terminal Connects to GND.
68	PELy	I	N%	+V	Inputs end limit signal in the positive direction. See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
69	MELy	I	N%	+V	Inputs end limit signal in the negative direction. See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
70	SDy	I	N#	+V	Inputs slow-down signal. See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
71	ORGy	Ι	N#	+V	Inputs origin position signal. See " <u>7-4-3. Origin positon signals (ORGn), encoder</u> <u>Z-phase signals (EZn)</u> " for details.
72	ALMy	I	N#	+V	Inputs alarm signal input from a servomotor driver. See "7-5-3. Alarm signal (ALMn)" for details.
73	PCSy	I	N#	GN	Inputs pulse count start signal or own-axis start signal. See " <u>7-2-2. Target position override 2 (PCSn)</u> " or " <u>7-6-2.</u> <u>Own-axis start signal (PCSn)</u> " for details
74	INPy	I	N#	GN	Inputs positioning complete signal input from a servomotor driver (In-position signal). See " <u>7-5-1. Positioning complete</u> signal (INPn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
75	LTCy	I	N#	GN	Input counter latch signal. See " <u>7-10-2. Latch and clear (LTCn)</u> " for details.
76	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
77	EAy	I	-	GN	Inputs phase A signals from an encoder. See "7-10-1.
					Counter type and input specification" for details.
78	EBy	1	-	GN	Inputs phase B signals from an encoder. See "7-10-1.
	,				Counter type and input specification" for details.
79	EZy	I	N#	GN	Inputs phase Z signals from an encoder. See "7-4-3. 7-4-3.
					Origin positon signals (ORGn), encoder Z-phase signals
					(EZn)" for details
80	PAy/PDRy	I	-	GN	Connects to phase A of a manual pulser or the positive
					direction of an external switch.
					See "5-3. Manual pulser operation" or "5-4. Switch
					operation" for details.
81	PBy/MDRy	I	-	GN	Connects to phase B of a manual pulser or the negative
					direction of an external switch. See "5-3. Manual pulser
					operation" or " <u>5-4. Switch operation</u> " for details.
82	PEy	I	Ν	GN	Inputs manual pulser signals or external switch enable
					signals. L level (GN): Controllable by PAy/PDRy terminals
					and PBy/MDRy terminals. H level (+V): Uncontrollable by
					PAy/PDRy terminals and PBy/MDRy terminals.
83	GND	-	-	-	Power supply terminal. Connects to GND.
84	P0y/FUPy	В	-	PU	P0 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going acceleration signal.
					See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
85	P1y/FDWy	В		PU	P1 terminal used for general purpose input/output port or
00	T Ty/T DVVy	D	-	(PD)	output terminal for on-going deceleration signal.
				(1.2)	See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
86	P2y/MVCy	В	-	PU	P2 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going constant speed operation
					signal. See "4-4-4-3. RENV2: Environment setting 2
					register" for details.
87	P3y/CP1y	В	-	PU	P3 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 1 is met. See "4-4-4-3. RENV2: Environment
					setting 2 register" for details.
88	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
89	P4y/CP2y	В	-	PU	P4 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 2 is met. See "4-4-4-3. RENV2: Environment
					setting 2 register" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
90	P5y	В	-	PU (PD)	P5 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
91	P6y	В	-	PU (PD)	P6 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details
92	Р7у	В	-	PU (PD)	P7 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
93	GND	-	-	-	Power supply terminal. Connects to GND.
94	OUTy	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
95	DIRy	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
96	ERCy	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver. See " <u>7-5-2. Deviation counter clear signal (ERCn)</u> " for details.
97	BSYy	0	N	OP	Outputs signal to indicate that an operation is in progress. It becomes to L level during operation.
98	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
99	PELz	I	N%	+V	Inputs end limit signal in the positive direction. See <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
100	MELz	I	N%	+V	Inputs end limit signal in the negative direction. See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
101	SDz	I	N#	+V	Inputs slow-down signal. See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
102	ORGz	I	N#	+V	Inputs origin position signal. See " <u>7-4-3. Origin positon signals (ORGn), encoder</u> <u>Z-phase signals (EZn)</u> " for details.
103	ALMz	I	N#	+V	Inputs alarm signal input from a servomotor driver. See " <u>7-5-3. Alarm signal (ALMn)</u> " for details.
104	PCSz	I	N#	GN	Inputs pulse count start signal or own-axis start signal. See " <u>7-2-2. Target position override 2 (PCSn)</u> " or "7-6-2. Own-axis start signal (PCSn)" for details.
105	INPz	I	N#	GN	Inputs positioning complete signal input from a servomotor driver (In-position signal). See " <u>7-5-1. Positioning complete signal (INPn)</u> " for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
106	LTCz	I	N#	GN	Input counter latch signal. See " <u>7-10-2. Latch and clear (LTCn)</u> " for details.
107	GND	-	-	-	Power supply terminal. Connects to GND.
108	EAz	I	-	GN	Inputs phase A signals from an encoder See " <u>7-10-1. Counter type and input specification</u> " for details.
109	EBz	I	-	GN	Inputs phase B signals from an encoder. See " <u>7-10-1. Counter type and input specification</u> " for details.
110	EZz	Ι	N#	GN	Inputs phase Z signals from an encoder. See " <u>7-4-3. Origin positon signals (ORGn), encoder</u> <u>Z-phase signals (EZn)</u> " for details
111	PAz/PDRz	Ι	-	GN	Connects to phase A of a manual pulser or the positive direction of an external switch. See " <u>5-3. Manual pulser</u> <u>operation</u> " or " <u>5-4. Switch operation</u> " for details.
112	PBz/MDRz	Ι	-	GN	Connects to phase B of a manual pulser or the negative direction of an external switch. See " <u>5-3. Manual pulser</u> <u>operation</u> " or " <u>5-4. Switch operation</u> " for details.
113	PEz	Ι	Ν	GN	Inputs manual pulser signals or external switch enable signals. L level (GN): Controllable by PAy/PDRy terminals and PBy/MDRy terminals. H level (+V): Uncontrollable by PAy/PDRy terminals and PBy/MDRy terminals.
114	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
115	P0z/FUPz	В	-	PU (PD)	P0 terminal used for general purpose input/output port or output terminal for on-going acceleration signal. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
116	P1z/FDWz	В	-	PU (PD)	P1 terminal used for general purpose input/output port or output terminal for on-going deceleration signal. See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
117	P2z/MVCz	В	-	PU (PD)	P2 terminal used for general purpose input/output port or output terminal for on-going constant speed operation signal. See " <u>4-4-4-3. RENV2: Environment setting 2</u> <u>register</u> " for details.
118	P3z/CP1z	В	-	PU (PD)	P3 terminal used for general purpose input/output port or output terminal for signal that indicates the condition of comparator 1 is met. See " <u>4-4-4-3. RENV2: Environment</u> <u>setting 2 register</u> " for details.
119	GND	-	-	-	Power supply terminal. Connects to GND.
120	P4z/CP2z	В	-	PU (PD)	P4 terminal used for general purpose input/output port or output terminal for signal that indicates the condition of comparator 2 is met. See " <u>4-4-4-3. RENV2: Environment</u> <u>setting 2 register</u> " for details.


Terminal No.	Signal name	Direction	Logic	Handling	Description
121	P5z	В	-	PU (PD)	P5 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
122	P6z	В	-	PU (PD)	P6 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
123	P7z	В	-	PU (PD)	P7 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
124	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
125	OUTz	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
126	DIRz	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
127	ERCz	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver. See " <u>7-5-2. Deviation counter clear signal (ERCn)</u> " for details.
128	BSYz	0	Ν	OP	Outputs signal to indicate that an operation is in progress. It becomes L level during operation.
129	GND	-	-	-	Power supply terminal. Connects to GND.
130	PELu	I	N%	+V	Inputs end limit signal in positive direction. See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
131	MELu	Ι	N%	+V	Inputs end limit signal in negative direction. See " <u>7-4-1. End limit signal (PELn, MELn)</u> " for details.
132	SDu	I	N#	+V	Inputs slow-down signal. See " <u>7-4-2. Slow-down signal (SDn)</u> " for details.
133	ORGu	I	N#	+V	Inputs origin position signal. See " <u>7-4-3. Origin positon signals (ORGn), encoder</u> <u>Z-phase signals (EZn)</u> " for details.
134	ALMu	I	N#	+V	Inputs alarm signal input from a servomotor driver. See " <u>7-5-3. Alarm signal (ALMn)</u> " for details.
135	PCSu	I	N#	GN	Inputs pulse count start signal or own-axis start signal. See " <u>7-2-2. Target position override 2 (PCSn)</u> " or "7-6-2. Own-axis start signal (PCSn)" for details.
136	INPu	I	N#	GN	Inputs positioning complete signal input from a servomotor driver (In-position signal). See " <u>7-5-1. Positioning complete</u> signal (INPn)" for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
137	LTCu	I	N#	GN	Input counter latch signal.
					See "7-10-2. Latch and clear (LTCn)" for details.
138	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
139	EAu	I	-	GN	Inputs phase A signals from an encoder
					See "7-10-1. Counter type and input specification" for
					details.
140	EBu	I	-	GN	Inputs phase B signals from an encoder
					See "7-10-1. Counter type and input specification" for
					details.
141	EZu	I	N#	GN	Inputs phase Z signals from an encoder.
					See "7-4-3. Origin positon signals (ORGn), encoder
					Z-phase signals (EZn)" for details.
142	PAu/PDRu	I	-	GN	Connects to phase A of a manual pulser or positive
					direction of an external switch. See "5-3. Manual pulser
					operation" or "5-4. Switch operation" for details.
143	PBu/MDRu	I	-	GN	Connects to phase B of a manual pulser or the negative
					direction of an external switch. See "5-3. Manual pulser
					operation" or "5-4. Switch operation" for details.
144	PEu	I	Ν	GN	Inputs manual pulser signals or external switch enable
					signals.
					L level (GN): Controllable by PAy/PDRy terminals and
					PBy/MDRy terminals. H level (+V): Uncontrollable by
					PAy/PDRy terminals and PBy/MDRy terminals.
145	GND	-	-	-	Power supply terminal. Connects to GND
146	P0u/FUPu	В	-	PU	P0 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going acceleration signal.
					See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
147	P1u/FDWu	В	-	PU	P1 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going deceleration signal.
					See "4-4-4-3. RENV2: Environment setting 2 register" for
					details.
148	P2u/MVCu	В	-	PU	P2 terminal used for general purpose input/output port or
				(PD)	output terminal for on-going constant speed operation
					signal. See "4-4-4-3. RENV2: Environment setting 2
					register" for details.
149	P3u/CP1u	В	-	PU	P3 terminal used for general purpose input/output port or
				(PD)	output terminal for signal that indicates the condition of
					comparator 1 is met. See "4-4-4-3. RENV2: Environment
					setting 2 register" for details.
150	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.

Terminal No.	Signal name	Direction	Logic	Handling	Description
151	P4u/CP2u	В		PU	P4 terminal used for general purpose input/output port or output terminal for signal that indicates the condition of comparator 2 is met. See "4-4-4-3. RENV2: Environment setting 2 register" for details.
152	P5u	В	-	PU (PD)	P5 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
153	P6u	В	-	PU (PD)	P6 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details
154	P7u	В	-	PU (PD)	P7 terminal used for general purpose input/output port See " <u>4-4-4-3. RENV2: Environment setting 2 register</u> " for details.
155	GND	-	-	-	Power supply terminal Connects to GND.
156	OUTu	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
157	DIRu	0	N#	OP	Outputs command pulse to a motor driver. See " <u>7-3-1. Output pulse mode (OUTn, DIRn)</u> " for details.
158	ERCu	0	N#	OP	Outputs deviation counter clear signal to a servomotor driver. See " <u>7-5-2. Deviation counter clear signal (ERCn)</u> " for details.
159	BSYu	0	N	OP	Outputs signal to indicate that an operation is in progress. It becomes to L level during operation.
160	VDD	-	-	-	Power supply terminal. Connects to 3.3 V.
161	(GND)	I	-	GN	Input terminal for shipping inspection. Connects to GND.
162	GND	-	-	-	Power supply terminal. Connects to GND.
163	CLK	I	-	-	Inputs reference clock (CLK) signal. Standard frequency is 19.6608 MHz.
164	VDD	-	-	-	Power supply terminal. Connects to GND.
165 166	(GND)	I	-	GN	Input terminal for shipping inspection. Connects to GND.
167	CSD	В	N	PU	Inputs and outputs simultaneous deceleration signal. See " <u>7-7-1. Simultaneous deceleration signal (CSD)</u> " for details.

Terminal No.	Signal name	Direction	Logic	Handling	Description
168	CSTA	В	N	PU	Inputs/outputs simultaneous start signal. See " <u>7-6-1. Simultaneous start signal (CSTA)</u> " for details.
169	CSTP	В	Ν	PU	Inputs/outputs simultaneous stop signal. See " <u>7-8-1. Simultaneous stop signal (CSTP)</u> " for details.
170	CEMG	Ι	Ν	+V	Inputs emergency stop signal. See <u>7-9-1. Emergency stop signal (CEMG)</u> " for details.
171	ELLx	Ι	-	-	Selects the input logic of end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
172	ELLy	Ι	-	-	Selects the input logic for end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
173	ELLz	I	-	-	Selects the input logic of end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
174	ELLu	I	-	-	Selects the input logic for end limit signal. L level (GN) : Input logic is positive. H level (+V) : Input logic is negative.
175	RST	I	N	-	Inputs reset signal. See " <u>7-1. Reset</u> " for details.
176	GND	-	-	-	Power supply terminal Connects to GND.

3-4. Block Diagram



3-5. CPU bus I/F

This LSI contains 4 types of parallel bus I/F circuit and 1 type of serial bus I/F circuit, which would facilitate to connect to a variety of CPUs.

3-5-1. Parallel bus I/F

The following section shows CPU settings and CPU connections when parallel bus I/F is selected.

3-5-1-1. Setting of CPU

When either RD terminal or WR terminal is in H level at the rising edge of reset signal, it becomes parallel bus I/F.

Parallel bus I/F is selected by IF0 and IF1 terminals.

If a selected CPU is not in the following list, select the most suitable I/F circuit.

Please refer to "8-4. AC characteristics" in detail.

	tting atus	Interface	CPU type	CPU signal to connect to terminals					
IF1	IF0	Name	CPO type	RD terminal	WR terminal	A0 terminal	WRQ terminal		
L	L	16-bit I/F-1	68000	+3.3 V	R/W	LDS	DTACK		
L	Н	16-bit I/F-2	H8	RD	HWR	(GND)	WAIT		
Н	L	16-bit I/F-3	8086	RD	WR	(GND)	READY		
Н	Н	8-bit I/F	Z80	RD	WR	A0	WAIT		


[Example of connecting CPU signals connection in parallel bus I/F]

- 16-bit I/F-1: 16-bit interface with R/W signal, LDS signal and DTACK signal.The lower addresses correspond to the upper word in the I/O buffer.It is convenient to use with VME bus and 68000 series CPUs.
- 16-bit I/F-2: 16-bit interface with RD signal, HWR signal and WAIT signal. .The lower addresses correspond to the upper word in the I/O buffer.It is convenient to use with H8 series CPUs.
- 16-bit I/F-3: 16-bit interface with RD signal, WR signal and WAIT signal.The lower addresses correspond to the lower word in the I/O buffer.It is convenient to use with 8086 series CPUs.
- 8-bit I/F: 8-bit interface with RD signal, WR signal and WAIT signal.
 The lower addresses correspond to the lower word in the I/O buffer.
 It is convenient to use with Z80 series CPUs.

3-5-1-2. Examples of CPU bus I/F

3-5-1-2-1. 16-bit I/F-1

Setting status of CPU bus I/F selection: "IF1 terminal = L level and IF0 terminal = L level".




Note:

- 1. Connects A0 to LDS for all LSIs.
- 2. The following terminals are connected to the addresses of the CPU.
 - PCL6145: A1 to A4, PCL6125: A1 to A3, PCL6115: A1 and A2.
- 3. In 16-bit I/F, word-access (16-bit) is available, but byte-access (8-bit) is not available.

3-5-1-2-2. 6-bit I/F-2


Setting to select CPU bus I/F: "IF1 terminal = L level and IF0 terminal = H level".



Note:

- 1. Connects A0 to GND for all LSIs.
- 2. The following terminals are connected to the addresses of the CPU. PCL6145: A1 to A4, PCL6125: A1 to A3, PCL6115: A1 and A2.
- 3. In 16-bit I/F, word-access (16-bit) is available, but byte-access (8-bit) is not available.

Setting to select CPU bus I/F: "IF1 terminal = H level, IF0 terminal = L level".




Note:

- 1. Connects A0 to GND for all LSIs.
- 2. The following terminals are connected to the addresses of the CPU.
- PCL6145: A1 to A4, PCL6125: A1 to A3, PCL6115: A1 and A2.
- 3. In 16-bit I/F, word-access (16-bit) is available, but byte-access (8-bit) is not available.

3-5-1-2-4. 8-bit I/F

Setting to select CPU bus I/F: "IF1 terminal = H level and, IF0 terminal = H level".



Note: The following terminals are connected to the addresses of the CPU. PCL6145: A1 to A4, PCL6125: A1 to A3, PCL6115: A1 and A2.

3-5-2. Serial Bus I/F

In this chapte, we will explain CPU setting and CPU connection when serial bus I/F is selected.

3-5-2-1. Setting of CPU

If both RD terminal and WR terminal are at L level at the rise of the reset signal, serial bus I/F is applied.


Set	tings		Connection CPU signal					
RD	WR	I/F name	IF0 terminal	IF1 terminal	CS terminal	WRQ terminal		
L	L	Serial bus I/F	SCK	MOSI	SS	MISO		
	han the ove.	Parallel bus I/F	See	" <u>3-5-1-1.</u>	Setting of C	<u>) "PU</u> "		

(Example of serial	bus I/F CPU	signal connection)
		Signal connection)

Serial bus I/F : 4-wire synchronous type serial bus I/F is built-in. Extended connection up to 4 LSIs is available with one slave select signal (SS). LSIs that are connected can be identifed by device selection information set in DS0 and DS1 terminals.
SCK (Serial Clock) : Clock terminal for serial bus I/F.
SS (Slave Select) : Input terminal for slave (LSI) selection.
MOSI (Master Output Slave Input) : Input terminal from the master (CPU) to the slave (LSI).
MISO (Master Input Slave Output) : Output terminal from the slave (LSI) to the master (CPU).

3-5-2-2. Example of CPU bus I/F connection

Settings to select CPU bus I/F: "RD = L level" and "WR = L level".



Note: Connects the pull-up resistor for the purpose of preventing breakage of CPU or PCL61×5 when floating.

4. Software

We will explain software parts such as CPU access and commands in this seciton.

4-1. CPU access

There are two communiation types; parallel communication used for parallel bus I/F and serial communication used for serial bus I/F.

4-1-1. Parallel communication

The address map of parallel communication and the access method are shown as follows.

4-1-1-1. Address map

Address maps of the parallel communication has the address of the axis arrangement map and the address of each axis internal map.

4-1-1-1. Axis arrangement map

In this LSI, the control address range for each axis is independent. It is selected by using address input terminal A4 and A3 as shown as follows:

A4	A3	Detail	Subject LSI
0	0	X-axis control address range	PCL6145, PCL6125(A3 terminal only), PCL6115 (A3 and A4 terminals)
0	1	Y-axis control address range	PCL6145, PCL6125(A3 terminal only)
1	0	Z-axis control address range	PCL6145
1	1	U-axis control address range	PCL6145

4-1-1-2. Internal map of each axis

The internal map of each axis is defined by address inputs A2, A1, and A0*. (*A0 is only used in 8-bit I/F.)

4-1-1-2-1. 16-bit I/F-1 or 16-bit I/F-2

1)	Write	cvcle
1)	vvnie	Cycle

A2	A1	Address symbol	Processing details							
0	0	BUFW1	Write to input/output buffer (bits 31 to 16)							
0	1	BUFW0	Write to input/output buffer (bits 15 to 0).							
1	0	OTPW	Change statuses of general-purpose output ports (only the bits assigned as outputs are enabled).							
1	1	COMW	Write axis assignment and command.							

2) Read cycle

A2	A1	Address symbol	Processing details				
0	0	BUFW1	Read from input/output buffer (bits 31 to 16).				
0	1	BUFW0	Read from input/output buffer (bits 15 to 0).				
1	0	SSTSW	Read sub status and general-purpose I/O ports.				
1	1	MSTSW	Read main status (bits 15 to 0).				

4-1-1-1-2-2. 16-bit I/F-3

1) Write cycle

100	,010							
A2	2 A1	Address symbol	Processing details					
0	0	COMW	Write axis assignments and commands.					
0	1	OTPW	Change statuses of general-purpose output ports (only the bits assigned as outputs are enabled)					
1	0	BUFW0	Write to input/output buffer (bits 15 to 0)					
1	1	BUFW1	Write to input/output buffer (bits 31 to 16)					

2) Read cycle

A2	A1	Address symbol	Processing details					
0	0	MSTSW	Read main status (bits 15 to 0)					
0	1	SSTSW	Read sub status or general-purpose input/output port					
1	0	BUFW0	Read from input/output buffer (bits 15 to 0)					
1	1	BUFW1	Read from input/output buffer (bits 31 to 16)					

4-1-1-1-2-3. 8-bit I/F

1) Write cycle

A2	, 	A0	Address symbol	Processing details						
0	0	0	COMB0	Write commands						
0	0	1	COMB1	Specify an axis (specify an axis to execute commands)						
0	1	0	ОТРВ	Change statuses of general-purpose output ports (only the bits assigned as outputs are enabled)						
0	1	1	-	(Not available)						
1	0	0	BUFB0	Write to input/output buffer (bits 7 to 0)						
1	0	1	BUFB1	Write to input/output buffer (bits 15 to 8)						
1	1	0	BUFB2	Write to input/output buffer (bits 23 to 16)						
1	1	1	BUFB3	Write to input/output buffer (bits 31 to 24)						

2) Rea<u>d cycle</u>

A2	A1	A0	Address symbol	Processing details					
0	0	0	MSTSB0	Read main status (bits 7 to 0)					
0	0	1	MSTSB1	Read main status (bits 15 to 8)					
0	1	0	IOPB	Read general-purpose I/O ports					
0	1	1	SSTSB	Read sub status					
1	0	0	BUFB0	Read from input/output buffer (bits 7 to 0)					
1	0	1	BUFB1	Read from input/output buffer (bits 15 to 8)					
1	1	0	BUFB2	Read from input/output buffer (bits 23 to 16)					
1	1	1	BUFB3	Read from input/output buffer (bits 31 to 24)					

4-1-1-2. How to access

Command write, register write, register read, main status read, general-purpose output port write, sub status/ general-purpose input/output port read can be performed using the address map.

4-1-1-2-1. Write commands

4-1-1-2-1-1. Axis selections, Commands

Write "Axis selections" and "Command codes" in COMW addresses.

	COMW									
COMB1 COMB0										
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							0		
0	0	0	0	SELu SELz SELy SELx COM						

COMW.COMB1 : Set "Axis selection codes".

Write commands to the axis for which "1" is set from SELx to SELu. If "1" is set for multiple bits, the same command can be written to multiple selected axes. When "0" are set all from SELx to SELu, only the own-axis (axis selected by A4 and A3 terminals) is regarded as selected.

COMW.COMB0 : Set "Command codes". See "4-3. Commands" for details.

Note:

- 1: Settings from SELx to SELu are effective for all commands.
- 2: The PCL6145 can select from SELx to SELu, the PCL6125 can select SELx and SELy. However, the PCL6115 ignores the writings to COMB1 address.

For 8-bit I/F, write "command codes" to COMB 0 address after writing "axis selection code" to COMB 1 address.

For 16-bit I/F, write 16-bit data including "axis selection code" and "command code" to COMW address.


4-1-1-2-1-2. Writing procedures

When writing consecutive commands, a waiting time of 4 reference clock frequency cycles (approximately $0.2 \mu s$) is required between commands.


When WRQ signal is available with CPU, the CPU automatically secures the waiting time.

When WRQ signal is not available with CPU, make sure to secure this waiting time of 4 reference clock frequency cycles or longer.

1. When WRQ signal is used (16-bit I/F)



2. When WRQ signal is not used (16-bit I/F)



Note :

- 1. While CS signal and IFB signal are both at L level, WRQ signal goes to L level.
- 2. If you do not use WRQ signal, it is recommanded to access after making sure of "IFB = H level.

4-1-1-2-2. Write registers

4-1-1-2-2-1. Input/Output buffer (BUF)

"Register writing data" is written in BUFW0 and BUFW1 addresses.

BUF	FW1	BUFW0					
BUFB3	BUFB2	BUFB1	BUFB0				
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0				
	BL	JF					

BUFW1 (BUFB3, BUFB2) : Set the upper data.

BUFW0 (BUFB1, BUFB0) : Set the lower data.

Write "register writing data" to input/output buffers.

When the "register writing command" is wirtten to COMW address, it will be copied from the input/output buffer to the register.

The order of writing to the I/O buffer (BUFW 0, 1) is free.

Also, the contents written to input/output buffer can be read.

There are two ways to write "register writing data" as follows:

They can be combined since they are based on software. The following is an example using the PCL6145.

 Consider the command and I/O buffer write as one set, and use four sets of areas as a whole. In this case, axis selection (COMB 1) can be used at 00h. Even when using multiple LSIs, it is easier to create a common program.

A4 to A1	Address symbol	Details
0000	COMW_X	X-axis command
0010	BUFW0_X	X-axis input/output buffer (Bits 15 to 0)
0011	BUFW1_X	X-axis input/output buffer (Bits 31 to 16)
0100	COMW_Y	Y-axis command
0110	BUFW0_Y	Y-axis input/output buffer (Bits 15 to 0)
0111	BUFW1_Y	Y-axis input/output buffer (Bits 31 to 16)
1000	COMW_Z	Z-axis command
1010	BUFW0_Z	Z-axis input/output buffer (Bits 15 to 0)
1011	BUFW1_Z	Z-axis input/output buffer (Bits 31 to 16)
1100	COMW_U	U-axis command
1110	BUFW0_U	U-axis input/output buffer (Bits 15 to 0)
1111	BUFW1_U	U- axis input/output buffer (Bits 31 to 16)

When writing commands, use the area for each axis only for writing to the I/O buffer as the common areas.
 In this case, you need to select the axis when writing all commands.

Since data is written to the same register on the axis selected by one command at a time, the data setting time can be shortened.

e.g. 16-bit I/F-3	3
-------------------	---

A4 to A1	Address bus	Details
0000	COMW	Axis selection, command
0010	BUFW0_X	X- axis input/output buffer (Bits 15 to 0)
0011	BUFW1_X	X- axis input/output buffer (Bits 31 to 16)
0110	BUFW0_Y	Y- axis input/output buffer (Bits 15 to 0)
0111	BUFW1_Y	Y- axis input/output buffer (Bits 31 to 16)
1010	BUFW0_Z	Z- axis input/output buffer (Bits 15 to 0)
1011	BUFW1_Z	Z- axis input/output buffer (Bits 31 to 16)
1110	BUFW0_U	U- axis input/output buffer (Bits 15 to 0)
1111	BUFW1_U	U- axis input/output buffer (Bits 31 to 16)

Note: In the above example, the COMW address on the X-axis is used, but the same result will be obtained using COMW address of any axis.

4-1-1-2-2-2. Axis selection , Commands


See, "4-1-1-2-1-1. Axis selections, Commands" for details.

4-1-1-2-2-3. Writing procedures

- Write "register writing data" to BUFB3, BUFB2, BUFB1, BUFB0 addresses.
 No particular order for writing. Secure waiting time (t1) of CLK signal 2 cycles (0.1 μs) or longer.
- Write "register writing commands" to COMW address.
 When writing consecutive data and commands, a waiting time of 4 reference clock frequency cycles (approximately 0.2 µs) is required.

In both t1 and t2, if CPU can use WRQ signal, the waiting time is automatically secured.

e.g. 8-bit I/F (Axis selection is omitted.)



4-1-1-2-3. Read registers

4-1-1-2-3-1. Input/Output buffer (BUF)

"Register reading data" is read from BUFW0 and BUFW1 addresses.

BUFW1				BUFW0				
BUFB3 BUFB2			BUI	-B1	BUFB0			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16				15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	
	···········							

BUFW1 (BUFB3, BUFB2) : Obtain the upper data. BUFW0 (BUFB1, BUFB0) : Obtain the lower data.

"Register reading data" is read from the I/O buffer. When "register reading command" is written to COMW address, it will be copied from register to I/O buffer.

There is no particular order for reading out of input/output buffer (BUFW0, 1).

4-1-1-2-3-2. Axis selections, Command


See "<u>4-1-1-2-1-1. Axis selection, Command</u>" for details.

4-1-1-2-3-3. Reading procedures

- 1) Write "register reading command" to COMB0 address.
- 2) Wait until "register reading data" is copied to BUFB3, BUFB2, BUFB1, and BUFB0 address. It is required to wait for time (t1) at least 4 cycles of CLK signal (0.2 μs) or longer.
- 3) Read "register reading data" out of BUFB3, BUFB2, BUFB1, BUFB0 addresses; There is no particular order for reading. The wait time for reading (t2) is not limited.

If CPU can use WRQ signal, the waiting time is automatically secured.

e.g. 8-bit I/F (Axis selection is omitted.)



4-1-1-2-4. Read main status

4-1-1-2-4-1. Main status (MSTS)

"Main status" (MSTS) is read from MSTSW address.

	MSTSW														
MSTSB1									MST	SB0					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MS	STS							

MSTSW (MSTSB1, MSTSB0) : Obtain "MSTS" .


See "4-2-1. Main status (MSTS)" for the detais of "MSTS".

4-1-1-2-4-2. Reading procedures

- 1) Read "MSTS" out of MSTSB1, MSTSB0 addresses. No particular order for reading. The wait time for reading (t1) is not limited.
- 2) There is no limit to the standby time (t2) to write commands after reading of "MSTS" and the standby time (t3) to read "MSTS" after command writing.

The main status during parallel communication is updated by inputting CLK signal once or more while "RD = H level".

e.g. 8-bit I/F (Axis selection is omitted.)



4-1-1-2-5. Write to general-purpose output port

4-1-1-2-5-1. General-purpose output port (OTP)

Wirte to OTPW address for "General-purpose output port" (OTP).

							ОТ	PW							
			-	-							ОТ	PB			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0				0	ΓP			

OTPW.OTPB : Sets "OTP".

Set the status of general-purpose I/O terminals (P7 to P0) that have been set to output. When "1" is set, it outputs H-level. Settings to the general-purpose input/output terminals that have been set to input will be ignored.

For 16-bit I/F, set "0" to the upper 8-bits.


For details on "OTP", see "4-2-2. Sub status (SSTS) and general-purpose input/output port (IOP)".

4-1-1-2-5-2. Writing procedure


When writing commands and "OTP" continuously, it is necessary to wait for 4 clock cycles (0.2 μ s). If WRQ signal can be used by CPU, the waiting time is automatically secured.

If CPU cannot use WRQ signal, secure the standby time of CLK signal 4 cycles or more with software.

1. When WRQ signal is used(16-bit I/F)



2. When WRQ signal is not used(16-bit I/F)



Note :

- 1. While CS signal and IFB signal are both at L-level, WRQ signal goes to L level.
- 2. When WRQ signal is not used, it is recommended to check "IFB = H level" before accessing.

4-1-1-2-6. Read sub status and general-purpose input/output ports

4-1-1-2-6-1. Sub-status (SSTS) and general-purpose input/output port(IOP)

Sub-status (SSTS) and general purpose input/output port (IOP) are read from SSTSW address.

SSTSW					
SSTSB	IOPB				
15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0				
SSTS	IOP				

SSTSW.SSTSB : Obtain "SSTS". SSTSW.IOPB : Obtain "IOP".


On "SSTS" and "IOP, see "4-2-2. Sub status (SSTS) and general-purpose input/output ports (IOP)".

4-1-1-2-6-2. Reading procedures

1) Read "SSTS " and "IOP" out of SSTSB, IOPB address.

No particular order for reading. The wait time for reading (t1) is not limited.

- There is no limit to the standby time (t2) to write commands after reading "SSTS" and "IOP" and the standby time (t3) to read "SSTS" and "IOP" after writing commands. Sub status during parallel communication is updated by inputting CLK signal once or more while "RD = H-level".
- e.g. 8-bit I/F (Axis selection is ommited.)



4-1-2. Serial communication

The format of serial communciton and the access method are shown as follows.

4-1-2-1. Communication format

The writing format (MOSI) consists of "axis selection (SEL)", "command (COM)" and "data (DAT)".

"Axis selection (SEL)" should always be included.

"Commands (COM)" and "Data (DAT)" may not be included depending on the access method. The number of "data (DAT)" is different depending on "axis selection (SEL)", and the length is different depending on the access method.

<When the number of data is the largest and the data length is the longest >

MOSI :	SEL	COM	DATx	DATy	DATz	DATu
MOSI :	S7 to S0	C7 to C0	D31x to D0x	D31y to D0y	D31z to D0z	D31u to D0u

The read format (MISO) consists only of "data (DAT)".

"Data (DAT)" size is different depending on the access method

< When the number of data is the largest and the data length is the longest >

MISO :	DATx	DATy	DATz	DATu
10130 :	D31x to D0x	D31y to D0y	D31z to D0z	D31u to D0u

4-1-2-1-1. Axis selection (SEL)

It consists of "Axis selection code", "Type selection code" and " Device selection code ".

			SI	=L			
S7	S6	S5	S4	S3	S2	S1	S0
Device selection code		Type select	ction code		Axis selec	tion code	

SEL.S7, S6: Sets "Device selection code ".

It communicates with the LSI whose device selection number matches the value of "Device selection code"

The device selection number is the set value in DS1 and DS0 terminals.

By using the device selection number, up to 4 LSIs can be connected with one SS signal.

Device sel	ection code	Device selection number				
SEL.S7	SEL.S6	DS1 terminal	DS0 terminal			
0	0	L	L			
0	1	L	Н			
1	0	Н	L			
1	1	Н	Н			

SEL.S5, S4:

Sets "Type selection code" Select out of 4 types of communication format.

Type se	lection code	Communication format			
SEL.S5	SEL.S4	Communication format			
0	0	Write commands (including register writing and reading).			
0	1	Read main status			
1	0	Write general-purpose output port			
1	1	Read sub status and general-purpose input/output port			

SEL.S3 to S0 : Set "Axis selection codes".

Write commands to the axis for which "1" is set from SELu to SELx.

If "1" is set for multiple bits, the same command can be written to multiple selected axes. If "0" is set for all axes, it is assumed that only X-axis is selected.

LSI	Axis selection code							
LOI	S3	S2	S1	S0				
PCL6145	SELu	SELz	SELy	SELx				
PCL6125	0	0	SELy	SELx				
PCL6115	0	0	0	SELx				

4-1-2-1-2. Commands(COM)

It consists only of "Command code".

			CC	DM			
C7	C6	C5	C4	C3	C2	C1	C0
			Comma	nd code			

See "<u>4-3. Commands</u>" for details.

4-1-2-1-3. Data (DAT)

It consists of various numbers of "data" depending on the axis selection code. The selected axes are arranged by X, Y, Z, and U order. (The following shows an example)

SEL=0001b :	DATx			
SEL=0110b :	DATy	DATz		
SEL=1011b :	DATx	DATy	DATu	
SEL=1111b :	DATx	DATy	DATz	DATu

Also, it consists of "data" of various lengths depending on access method (type selection code).

DATn						
D7 to D0	D15 to D8	D23 to D16	D31 to D24			
Register writing data						
Register reading data						
Main status rea	iding data		-			
General-purpose output port write data		-				
General-purpose output port read data	Sub status read data		-			

<Register writing data>

They are arranged from X-axis to U-axis in 4-byte unit.

Each axis is arranged from low byte to high byte.

If the write data is less than 4 bytes, 00h is required for the insufficient byte. (12345h \rightarrow 45h, 23h, 01h, 00h) Each byte is arranged from MSB to LSB.

If the write data is less than 8 bytes, 0b is required for the insufficient bit. (67h \rightarrow 1100111b \rightarrow 01100111b)

<Register reading data>

They are arranged from X axis to U-axis in 4-byte unit.

Each axis is arranged from low byte to high byte.

Each byte is arranged from MSB to LSB.

<Main status reading data>

They are arranged from X-axis to U-axis in 2-byte units. Each axis is arranged from low byte to high byte. Each byte is arranged from MSB to LSB.

<General-purpose output port writing data>

They are arranged from X-axis to U-axis in 1-byte units.

Each byte is arranged from MSB to LSB.

If the write data is less than 8 bytes, 0b is required for the insufficient bit. (67h \rightarrow 1100111b \rightarrow 01100111b)

<Sub-status and general-purpose input/output data>

They are arranged from X-axis to U-axis in 2-byte units. Each axis is arranged from low byte to high byte. Each byte is arranged from MSB to LSB.

4-1-2-2. Access method

To write commands, write registers, read registers, read main statuses, write general-purpose output ports, and read sub status / general-purpose I/O port can be done with communication format.

Note:

- 1. If you interrupt control (SS signal becomes H-level in the middle of writing) without writing the number of bits as specified in format, unexpected data will be written.
- 2. If you interrupt control (SS signal becomes H-level in the middle of reading) without finish reading the number of bits as specified in format, the remaining data will be destroyed.

4-1-2-2-1. Write commands


4-1-2-2-1-1. Axis selection, command

Write "Axis selection" and "Commands" by write command format.



- SEL : Set "Device selection code" "Type selection code" and "Axis selection code". See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details.
- COM : Set "Command code". See "<u>4-3. Commands</u>".

4-1-2-2-1-2. Writing procedure



- S7 to S0 : "Device selection code", "Type selection code", and "Axis selection code". (Since it is command write format, "S5 = 0" and "S4 = 0")
- C7 to C0 : "Command code"
- S7 to S0 : "Device selection code", "Type selection code" and "Axis selection code"

(Since it is command write format, "S5=0" and "S4=0")

- C7 to C0 : "Command code"
- D31 to D0 : "Data" (For single-axis)

"Data" should be wriltten at the rising of SS signal.

4-1-2-2-2. Write register

4-1-2-2-1. Axis selection, Command, Data (Register)

Write "Axis selection" and "Commands" by write command format. "Data" is written as well.

	SEL	COM		D	DATy	DATz	DATu		
MOSI :	S7 to S0	C7 to C0	D7 to D0	D15 to D8	D23 to D16	D31 to D24	Same as DATx	Same as DATx	Same as DATx


SEL : Set "Device selection code", Type selection code, and "Axis selection code". See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details.


COM : Set "Command code". See "<u>4-3. Commands</u>" for details.

DATx to DATu : Set "Data". See "<u>4-1-2-1-3. Data (DAT)</u>" for details.

4-1-2-2-2. Writing procedure

Write "Axis selection", "Command" and "Data (Register)".





- C7 to C0 : "Command code"
- D31 to D0 : "Data" (For single-axis)

"Data" should be written at the rising of SS signal.

4-1-2-2-3. Read register

4-1-2-2-3-1. Axis selection, Commands, Data (Register)

Write "Axis selection" and "Command" by write command format.

MOSL	SEL	COM					
MOSI :	S7 to S0	C7 to C0					
Read "I	Data".						
			DATx		DATy	DATz	DATu
MISO :	D7 to D0	D15 to D8	D23 to D16	D31 to D24	Same as DATx	Same as DATx	Same as DATx
	SEL:	Set "Device	e selection coo	de", "Type se	lection code" and	"Axis selection c	ode ".


See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details. COM: Set "Command code".

See "4-3. Commands" for details.

DATx to DATu: Obtain "Data". See "<u>4-1-2-1-3. Data (DAT)</u>"for details.

4-1-2-2-3-2. Reading procedure


1) Write "Axis selection" and "Commands".



S7 to S0: "Device selection code" "Type selection code" "Axis selection code" (Since it is command write format, "S5=0" and "S4=0")

C7 to C0:"Command code"

2) Read "Data".




D31 to D0:"Data" (For single-axis)

"Data" to be read latches the status at the time of writing the "C0" bit of "Commands"

4-1-2-2-4. Read main status

4-1-2-2-4-1. Axis selection, Data (MSTS)

Write "Axis selection" by main status read format.



Read "MSTS"

MISO :	DA	Тх	DATy	DATz	DATu
	D7 to D0	D15 to D8	Same as DATx	Same as DATx	Same as DATx


SEL : Set "Device selection code", "Type selection code" and "Axis selection code". See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details.

DATx to DATu : Obtain "MSTS".


See "4-1-2-1-3. Data (DAT)" for details.

4-1-2-2-4-2. Reading procedure

1) Write "Axis selection".



- S7 to S0 : "Device selection code" "Type selection code" "Axis selection code " (Since it is main status read format, "S5 = 0" and "S4 = 0").
- 2) Read "MSTS".



D15 to D0 : "MSTS" (For single-axis)

"MSTS" to be read latches the status at the time of writing the "S0" bit

4-1-2-2-5. Write general-purpose output port

4-1-2-2-5-1. Axis selection, Data (OTP)

Write "Axis selection" by general-purpose output port writing format, and write "OTP" as well.


MOSI :	SEL	SEL DATx		DATz	DATu	
10031	S7 to S0	D7 to D0	Same as DATx	Same as DATx	Same as DATx	

SEL : Set "Device selection code", "Type selection code" and "Axis selection code". See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details.

DATx to Set "OTP".

DATu : For "OTP", see "<u>4-2-2. Sub status (SSTS) and general-purpose input/output ports (IOP)</u> for details.

4-1-2-2-5-2. Writing procedure



S7 to S0 : "Device selection code" "Type selection code" "Axis selection code" (Since it is general-purpose output port writing format, "S5 = 1" and "S4 = 0")


D7 to D0 : "OTP" (For single-axis)

"OTP" should be written at the rising of SS signal.

4-1-2-2-6. Read sub status and general-purpose I/O port

4-1-2-2-6-1. Axis selection, Data (SSTS, IOP)

Write "Axis selection" by sub status reading format.




	DA	ΛTx	DATy	DATz	DATu
MISO :	D7 to D0	D15 to D8	Same as DATx	Same as DATx	Same as DATx

SEL : Set "Device selection code", "Type selection code" and "Axis selection code". See "<u>4-1-2-1-1. Axis selection (SEL)</u>" for details.

DATx~DATu : Obtain "SSTS" and "IOP". See "<u>4-1-2-1-3. Data (DAT)</u>" for details.

4-1-2-2-6-2. Reading procedure


1) Write "Axis selection".



S7 to S0 : "Device selection code" "Type selection code" "Axis selection code"

```
(Since it is sub status reading format, "S5 = 1" and S4 = 1")
```

2) Read "SSTS" and "IOP".



D7 to D0 : "IOP" (For single-axis)

D15 to D8 : "SSTS" (For single-axis)

"SSTS" and "IOP" to be read latches the status at the time of writing the "S0" bit.

4-2. Status

The status during parallel communication is updated by inputting CLK signal once or more while "RD = H level"

4-2-1. Main status (MSTS)

It reads the operation status, interrupt type and comparator/pre-register status.


							MST	SW							
	MSTSB1									MST	SB0				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SPRF	SEOR	0	SCP4	SCP3	SCP2	SCP1	SSC1	SSC0	SINT	SERR	SEND	SENI	SRUN	SSCM

0 SSCM 0 : No start command has been written after an operation has stopped or has been reset. 1 SRUN 0 : "BSY = H level" (Stopping) 1 "BSY = L level" (Moving) 2 SENI 0 : No stop interrupt occurred, or "RENV2.IEND=0" 1 Stop interrupt occurred, or "RENV2.IEND=0" 1 : Stop interrupt occurred, or "RENV2.IEND=0" 1 Stop interrupt occurred, or "RENV2.IEND=0" 1 : Stop interrupt occurred, When "RENV2.MRST = 1", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0 : Start command is written or has never started after reset 1 : Operation stopped 1 : Error interrupt occurred. 4 SERR 0 is No error interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 1 : Comparator 1 condition is not met. 1 : Comparator 1 condition is not met. 1	Bit	Name	Details
1 SRUN 0 : "BSY = H level" (Stopping) 1 : "BSY = L level" (Moving) 2 SENI 0 : No stop interrupt occurred, or "RENV2.IEND=0" 1 : Stop interrupt occurred. When "RENV2.MRST = 0", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0 : Start command is written or has never started after reset 1 : Operation stopped 4 SERR 0 : No error interrupt occurred. 1 : Error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. 1 : Event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is met. 1: Value of target counter is equal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. Comparison result monitor of co	0	SSCM	0 : No start command has been written after an operation has stopped or has been reset.
1: "BSY = L level" (Moving) 2 SENI 0: No stop interrupt occurred, or "RENV2.IEND=0" 1: Stop interrupt occurred. When "RENV2.MRST = 0", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0: Start command is written or has never started after reset 1: Operation stopped 1: Operation stopped 4 SERR 0: No error interrupt occurred. 1: Error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0: No event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 0: Comparator 1 condition is not met. 1: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Value of target counter is equal to or less than RCMP 3 register value. 10 SCP3 0: Value of target counter is equal to or less than RCMP 4 register value. 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Valu			1 : Start command has been written.
2 SENI 0 : No stop interrupt occurred, or "RENV2.IEND=0" 1 : Stop interrupt occurred. When "RENV2.MRST = 0", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0 : Start command is written or has never started after reset 1 : Operation stopped 4 SERR 0 : No error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 7. 6 SSC 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 1 condition is not met. 1: Comparator 1 condition is net. 9 9 SCP2 0: Comparator 1 condition is met. 1: Comparator 2 condition is met. 1: Comparator 2 condition is met. 1: Comparator 2 condition is not met 1: Comparator 2 condition is not met 1: Comparator 2 condition is net. 1: Value of target counter is equal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit mana	1	SRUN	0 : "BSY = H level" (Stopping)
1 : Stop interrupt occurred. When "RENV2.MRST = 0", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0 : Start command is written or has never started after reset 1 : Operation stopped 4 SERR 0 : No error interrupt occurred. 1 : Error interrupt occurred. 1 : Event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC 8 SCP1 0 : Comparator 1 condition is not met. 1 : Comparator 2 condition is met. 9 SCP2 0 : Value of target counter is equal to or less than RCMP 3 register value. 1 : Value of target counter exceeds RCMP 3 register value. 1 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is else than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register			1 : "BSY = L level" (Moving)
When "RENV2.MRST = 0", it returns to "0" within three CLK signal cycles after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SENIR (2Dh) command. 3 SEND 0: Start command is written or has never started after reset 1: Operation stopped 4 SERR 0: No error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0: No event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7. 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is not met. 1: Comparator 2 condition is not met. 1: Comparator 2 condition is met. 9 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. The target counter is selected by software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Val	2	SENI	0 : No stop interrupt occurred, or "RENV2.IEND=0"
When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycle's after writing SENIR (2Dh) command. 3 SEND 0: Start command is written or has never started after reset 1: Operation stopped 4 SERR 0: No error interrupt occurred. 1: Error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0: No event interrupt occurred. 1: Event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is not met. 1: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than			1 : Stop interrupt occurred.
(2Dh) command. 3 SEND 0 : Start command is written or has never started after reset 1 : Operation stopped 4 SERR 0 : No error interrupt occurred. 1 : Error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0 Comparator 1 condition is not met. 1: Comparator 2 condition is not met. 1: Comparator 2 condition is not met. 10 SCP3 0: Value of target counter is sequal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 <			
3 SEND 0 : Start command is written or has never started after reset 4 SERR 0 : No error interrupt occurred. 4 SERR 0 : No error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 5 SINT 0 : No event interrupt occurred. 1 : Event interrupt occurred. 1 : Event interrupt occurred. 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. 1t can be used for step management of operation blocks when creating software for operation. 8 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 1: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is selected by software limit detection at negative side. The target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 11			
1: Operation stopped 4 SERR 0: No error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0: No event interrupt occurred. 1: Event interrupt occurred. 1: Event interrupt occurred. Yhen all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC 1: can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. 1: Value of target counter is selected by software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value.		05115	
4 SERR 0 : No error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 7. 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When	3	SEND	
1 : Error interrupt occurred. When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 1 condition is not met. 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. 1: Value of target counter is selected by software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. 2: Value of target counter is less than RCMP 4 register value. 3: Value of target counter is lesetced by software limit detection at negati		0555	
When all bits in REST register become "0" from "1", it returns to "0". 5 SINT 0 : No event interrupt occurred. 1 : Event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is met. 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	4	SERR	
5 SINT 0 : No event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is met. 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
1 : Event interrupt occurred. When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	E	CINT	
When all bits in RIST register become "0" from "1", it returns to "0". 7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	Э	SINT	
7, 6 SSC It is the sequence number (RMD.MSN) when running or stopping. It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is not met 1: Comparator 2 condition is met. 9 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
It can be used for step management of operation blocks when creating software for operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 1 condition is met. 1: Comparator 2 condition is not met 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 11 Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). SLCU. When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 <td>76</td> <td>222</td> <td></td>	76	222	
operation. 8 SCP1 0: Comparator 1 condition is not met. 1: Comparator 2 condition is met. 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. (Comparison result monitor of comparator for software limit detection at negative side. The target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	7, 0	550	
8 SCP1 0: Comparator 1 condition is not met. 9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 10 SCP3 0: Value of target counter exceeds RCMP 3 register value. 11 Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 11 SCP4 0: Value of target counter is less than RCMP 4 register value. 11 Value of target counter is less than RCMP 4 register value. 12 Not defined 12 Not defined			
9 SCP2 0: Comparator 2 condition is not met 1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	8	SCP1	
1: Comparator 2 condition is met. 10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
10 SCP3 0: Value of target counter is equal to or less than RCMP 3 register value. 1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	9	SCP2	
1: Value of target counter exceeds RCMP 3 register value. Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0: Value of target counter is equal to or more than RCMP 4 register value. 1: Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined			
Comparison result monitor of comparator for software limit detection at positive side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0".11SCP40 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0".12Not definedAlways "0" is obtained.	10	SCP3	
The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined			
SLCU). When not used, setting "RCMP3 = 7FFFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined			
When not used, setting "RCMP3 = 7FFFFFh" (counter maximum value) can fix it to "MSTS.SCP3 = 0". 11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
11 SCP4 0 : Value of target counter is equal to or more than RCMP 4 register value. 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
 1 : Value of target counter is less than RCMP 4 register value. Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained. 			
Comparison result monitor of comparator for software limit detection at negative side. The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.	11	SCP4	
The target counter is selected by software limit management counter selection (RENV3. SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined			
SLCU). When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined			
When not used, setting "RCMP4 = 8FFFFFFh" (counter minimum value) can fix it to "MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
"MSTS.SCP4 = 0". 12 Not defined Always "0" is obtained.			
12 Not defined Always "0" is obtained.			
	12	Not defined	
			0 : Stopping or moving at target position.


Bit	Name	Details
		1 : Stopping at other than target position. It occurs when writing to the RMV register in the stopped state (the target position override has not been executed) and when RPLS> 0 (stopped without reaching the target position) in the stopped state. When "RENV2.MRST = 0", it returns to "0" within 3 CLK signal cycles or less after reading. When "RENV2.MRST = 1", it returns to "0" within 3 CLK signal cycles after writing SEORR (2Eh) command.
14	SPRF	0 : Continuous operation data pre-register is not determined.1 : Continuous operation data pre-register is determined
15	Not defined	(Always "0" is obtained.)


The following are the examples of timings how the main status changes when "RENV 2. IEND = 1" is set:

1. When continuous operation by command control (RMD.MOD = 00h, 08h) is performed:




2. When continuous operation by pulser control (RMD.MOD=01h) is performed:





3) When continuous operation by switch control (RMD.MOD6 to 0 = 02h) is performed:

4) When stopped by positioning operation such as incremental movement (RMD.MOD = 41h)




4-2-2. Sub status (SSTS) and general-purpose input/output ports (IOP)

Read the signal statuses of input terminals, the acceleration/deceleration status during operations and the signal statuses of general purpose input/output terminals.

	SSTSW														
			SS	TSB				IOPB							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSD	SORG	SMEL	SPEL	SALM	SFC	SFD	SFU	IOP7	IOP6	IOP5	IOP4	IOP3	IOP2	IOP1	IOP0

Bit	Name	Description
7 to 0	IOP7 to 0	0 : L level
		1 : H Level
		Read statuses of P7 to P0 terminals.
8	SFU	0 : Other than accelerating
		1 : Accelerating .
9	SFD	0 : Other than decelerating
		1 : Decelerating .
10	SFC	0 : Other than constant speed operation
		1 : In constant speed operation
11	SALM	0 : Alarm signal is OFF
		1 : Alarm signal is ON
		Becomes "1" when ALM input is ON.
12	SPEL	0 : End limit signal at the positive side is OFF.
		1 : End limit signal at the positive side is ON.
13	SMEL	0 : End limit signal at the negative side is OFF.
		1 : End limit signal at the negative side is ON.
14	SORG	0 : Origin position signal is OFF.
		1 : Origin position signal is ON.
15	SSD	0 : Signal to latch decelerations is OFF.
		1 : Signal to latch decelerations is ON
		For details, see "7-4-2. Slow-down signals (SDn)".

Bit layout of general-purpose output port (OTP) is shown as follows:



4-2-3. Extention status (RSTS)

Read input/output signal status, operation status and operation direction.

Extention status (RSTS) is in registers.

For details, See "4-4-7-1. RSTS: Obtaining extension status register".

4-3. Commands

4-3-1. Operation commands

They execute start and stop in the operation mode.

4-3-1-1. Start command

It starts operations while stopping.

If it is written during operations, it becomes the start command for continuous operations.

COM	Symbol	Description
50h	STAFL	Start operations with the speed pattern of FL constant speed start.
51h	STAFH	Start operations with the speed pattern of FH constant speed start.
52h	STAD	Start operations with the speed pattern of high-speed start 1.
53h	STAUD	Start operations with the speed pattern of high-speed start 2.

For the details of speed patterns, see "6-1. Speed pattern list".

4-3-1-2. Remaining pulses start commands.

It can be used in the operation mode of positioning control incremental movement (RMD.MOD = 41h).

When writing it after stopping on the way, it will operate for the number of remaining pulses in a positioning counter (RPLS).

Do not write this command during an operation.

СОМ	Symbol	Description
54h	CNTFL	Remaining pulses start with the FL constant start speed pattern.
55h	CNTFH	Remaining pulses start with the FH constant start speed pattern.
56h	CNTD	Remaining pulses start with the speed pattern of high- speed start 1.
57h	CNTUD	Remaining pulses start with the speed pattern of high-speed start 2.

4-3-1-3. Simultaneous start command

Start the aixs waiting for the simultaneous start signal input (RSTS.CND=0010b)

For details, see "7-6. Simultaneous start".

СОМ	Symbol	Description
06h	CMSTA	Output one-shot pulse in negative logic from the CSTA terminal. This signal can be the input to the CSTA terminal. If a simultaneous start signal has been waiting to be input, the own-axis will also start.
2Ah	SPSTA	Simultaneous start signal is not output from the CSTA terminal, and only own-axis starts.

4-3-1-4. Speed change commands

It can be used in the operation modes of command control continuous movement (RMD.MOD = 00h, 08h) or positioning control incremental movement (RMD.MOD = 41h).

If these commands are written during operation, the axis will change its target speed and speed pattern. Commands written while stopping will be ignored.

COM	Symbol	Description
40h	FCHGL	Changes to the FL speed immediately (Change to the same operation status as the FL constant speed start).
41h	FCHGH	Changes to the FH speed immediately. (Change to the same operation status as the FH constant speed start).
42h	FSCHL	Decelerates and changes to the FL speed. (Change to same operation status as the high-speed start).
43h	FSCHH	Accelerates and changes to the FH speed. (Change to same operation status as the high-speed start).

4-3-1-5. Stop command

Writing this command will stop the axis.

COM	Symbol	Description
49h	STOP	Stops an axis immediately, and exits the operation mode
4Ah	SDSTP	Decelerates and stops, then exits the operation mode. Stops immediately if it is written while feeding at FL constant speed and exits

4-3-1-6. Simultaneous stop command

Writing this command will stop an axis that is set to stop by simultaneous stop signal input (RMD.MSPE = 1). For details, see "7-8, Simultaneous stop"

I). FUI details, see	<u>7-0. Sinn</u>	ullaneous	<u>stop</u> .	

COM	Symbol	Description
		Outputs one-shot pulse in negative logic from CSTP terminal.
07h	CMSTP	This signal can be an input to CSTP terminal.
07h	CIVISTE	Own-axis is also stopped if the axis is set to stop by inputting a simultaneous
		stop signal.

4-3-1-7. Emergency stop command

COM	Symbol	Description
05h	CMEMG	Emergency stop all axes and exit the operation mode.

4-3-2. General-purpose output bit control commands

Controls P0 to P7 terminals that are set for general-purpose output terminals per a bit at a time. For detail, see "<u>4-1-1-2-5. Write to general-purpose output port</u>" or "<u>4-1-2-2-5. Write general-purpose output port</u>.

4-3-2-1. Output reset comand

Resets the corresponding general-purpose output terminal to L-level.

COM	Symbol	Description
10h	P0RST	Reset P0 terminal that has been set as a general-purpose output terminal to L-level.
11h	P1RST	Reset P1 terminal that has been set as a general-purpose output terminal to L-level.
12h	P2RST	Reset P2 terminal that has been set as a general-purpose output terminal to L-level.
13h	P3RST	Reset P3 terminal that has been set as a general-purpose output terminal to L-level.
14h	P4RST	Reset P4 terminal that has been set as a general-purpose output terminal to L-level.
15h	P5RST	Reset P5 terminal that has been set as a general-purpose output terminal to L-level.
16h	P6RST	Reset P6 terminal that has been set as a general-purpose output terminal to L-level.
17h	P7RST	Reset P7 terminal that has been set as a general-purpose output terminal to L-level.

4-3-2-2. Output set command

Sets the corresponding general-purpose output terminal to H-level

COM	Symbol	Description
18h	P0SET	Set P0 terminal that has been set as a general-purpose output terminal to H-level.
19h	P1SET	Set P1 terminal that has been set as a general-purpose output terminal to H-level.
1Ah	P2SET	Set P2 terminal that has been set as a general-purpose output terminal to H-level.
1Bh	P3SET	Set P3 terminal that has been set as a general-purpose output terminal to H-level.
1Ch	P4SET	Set P4 terminal that has been set as a general-purpose output terminal to H-level.
1Dh	P5SET	Set P5 terminal that has been set as a general-purpose output terminal to H-level.
1Eh	P6SET	Set P6 terminal that has been set as a general-purpose output terminal to H-level.
1Fh	P7SET	Set P7 terminal that has been set as a general-purpose output terminal to H-level.

4-3-3. Control commands

4-3-3-1. Software reset command

СОМ	Symbol	Description
04h	SRST	Resets the LSI by software. After writing this command, do not access for 12 cycles of CLK signal (0.6 μ s).

4-3-3-2. Counter clear command

Sets counter value to "0".

C	СОМ	Symbol	Description
	20h	CUN1R	Clear COUNTER 1 (RCUN1).
	21h	CUN2R	Clear COUNTER 2 (RCUN2).

4-3-3-3. ERC output control command

Controls output of deviation counter clear signals.

COM	Symbol	Description
24h	ERCOUT	Outputs the deviation counter clear signal from ERCn terminal.
25h	ERCRST	Resets the output from ERCn terminal.

4-3-3-4. Pre-register control command

COM	Symbol	Description
26h	PRECAN	Cancel the confirmed status in pre-register.
		For details, see " <u>4-4-1. Pre-register</u> ".

4-3-3-5. Target position override 2 start command

COMB0	Symbol	Description
28h	STAON	Start positioning control of target position override 2.

4-3-3-6. Latch control command

Controls latches of counters.

COM	Symbol	Description
29h	LTCH	Latch RCUN1 register value to RLTC1 register and RCUN2 register value to RLTC2
		register.
3Ch	LTC3E	Start monitoring of the trigger signal for RLTC3 register latch.
3Dh	LTC4E	Start monitoring of the trigger signal for RLTC4 register latch.
3Eh	LTC3D	Terminate to monitor the trigger signal for RLTC3 register latch.
3Fh	LTC4D	Terminate to monitor the trigger signal for RLTC4 register latch.

4-3-3-7. SENI, SEOR clear command

This command clear each bit of main status (MSTS) manually.

It is used when RENV2.MRST="1" (write manual clear).

COM	Symbol	Description				
2Dh	SENIR	lear stop interrupt bit (MSTSW.SENI).				
2Eh	SEORR	Clear bit that shows stop other than target position (MSTS.SEOR).				

4-3-3-8. ID code confirmation command

СОМ	Symbol	Description
03h	IDMON	Set the ID code in the upper 16 bits of RMG register. The set ID code can be read only once with RRMG (D5h) command. Clear by writing commands other than IDMON (03h) command. For details, see " <u>7-14. ID monitor</u> ".

4-3-3-9. NOP (disabled) command

ſ	COM	Symbol	Description
	00h	NOP	It does not affect operations. Writing commands will be processed.

4-3-4. Register control command

Data will be copied between register and I/O buffer by writing register control command.

4-3-4-1. Table of registers

The following registers are dedicated for each axis. You can access individual dedicated registers from each

axis

					Registe	er				Pre-regis	ster	
No.	Contents	Length	Read command Write command				Read command Write command					
		0	Name	COMB0		COMB0	Symbol	Name	COMB0	Symbol	COMB0	Symbol
1	Feeding amount(Target position) setting	32	RMV	D0h	RRMV	90h	WRMV	PRMV	C0h	RPRMV	80h	WPRMV
2	FL speed setting	14	RFL	D1h	RRFL	91h	WRFL	PRFL	C1h	RPRFL	81h	WPRFL
3	FH speed setting	14	RFH	D2h	RRFH	92h	WRFH	PRFH	C2h	RPRFH	82h	WPRFH
4	Acceleration rate	16	RUR	D3h	RRUR	93h	WRUR	PRUR	C3h	RPRUR	83h	WPRUR
5	Deceleration rate	16	RDR	D4h	RRDR	94h	WRDR	PRDR	C4h	RPRDR	84h	WPRDR
6	Speed magnification rate setting, ID code obtaining	32	RMG	D5h	RRMG	95h	WRMG	PRMG	C5h	RPRMG	85h	WPRMG
7	Slow-down point setting	24	RDP	D6h	RRDP	96h	WRDP	PRDP	C6h	RPRDP	86h	WPRDP
8	Operation mode setting	30	RMD	D7h	RRMD	97h	WRMD	PRMD	C7h	RPRMD	87h	WPRMD
9	Linear interpolation main axis feed data	32	RIP	D8h	RRIP	98h	WRIP	PRIP	C8h	RPRIP	88h	WPRIP
10	Acceleration S-curve section setting	13	RUS	D9h	RRUS	99h	WRUS	PRUS	C9h	RPRUS	89h	WPRUS
11	Deceleration S-curve section setting	13	RDS	DAh	RRDS	9Ah	WRDS	PRDS	CAh	RPRDS	8Ah	WPRDS
12	Environment setting 1	32	RENV1	DCh	RRENV1	9Ch	WRENV1	-	-	-	-	-
13	Environment setting 2	32	RENV2	DDh	RRENV2	9Dh	WRENV2	-	-	-	-	-
14	Environment setting 3	26	RENV3	DEh	RRENV3	9Eh	WRENV3	-	-	-	-	-
15	Environment setting 4	16	RENV4	DFh	RRENV4	9Fh	WRENV4					
16	COUNTER 1	32	RCUN1	E3h	RRCUN1	A3h	WRCUN1	-	-	-	-	-
17	COUNTER 2	32	RCUN2	E4h	RRCUN2	A4h	WRCUN2	-	-	-	-	-
18	Comparison data 1	32	RCMP1	E7h	RRCMP1	A7h	WRCMP1	-	-	-	-	-
19	Comparison data 2	32	RCMP2	E8h	RRCMP2	A8h	WRCMP2	-	-	-	-	-
20	Comparison data 3	32	RCMP3	E9h	RRCMP3	A9h	WRCMP3	-	-	-	-	-
21	Comparison data 4	32	RCMP4	EAh	RRCMP4	AAh	WRCMP4	-	-	-	-	-
22	Event interrupt factor setting	18	RIRQ	ECh	RRIRQ	ACh	WRIRQ	-	-	-	-	-
23	Latch data 1	32	RLTC1	EDh	RRLTC1	-	-	-	-	-	-	-
24	Latch data 2	32	RLTC2	EEh	RRLTC2	-	-	-	-	-	-	-
25	Latch data 3	32	RLTC3	EFh	RRLTC3	-	-	-	-	-	-	-
26	Latch data 4	32	RLTC4	F0h	RRLTC4							
27	Extension status obtaining	23	RSTS	F1h	RRSTS							
28	Error interrupt factor obtaining	11	REST	F2h	RREST	B2h	WREST					
29	Event interrupt factor obtaining	20	RIST	F3h	RRIST	B3h	WRIST					
30	Positioning counter obtaining	32	RPLS	F4h	RRPLS							
31	Current position, EZ counts obtaining.	20	RSPD	F5h	RRSPD	-	-	-	-	-	-	-
32	Slow-down points obtaining.	24	RSDC	F6h	RRSDC	-	-	-	-	-	-	-

The following are shared registers for all axes. You can access the same shared register from all axes.

		Length	Register					Pre-register				
No.	Detail		Name	Read command		Write command		Nomo	Read command		Write command	
				COMB0	Symbol	COMB0	Symbol	Name	COMB0	Symbol	COMB0	Symbol
1	Shared input/output port (GP0 to GP15) management	16	RGPM		RRGPM		WRGPM	-	-	-	-	-
2	Shared input/output port (GP0 to GP15) information	16	RGPD	FBh	RRGPD	BBh	WRGPD	-	-	-	-	-

For details on register contents, see "4-4. Registers (Pre-registers)".

4-4. Registers (Pre-registers)

All registers (pre-registers) become "0" after resetting, but "0" comes out of the setting range in some registers. The negative number representation of signed numbers is two's complement

Except for start command, no repetitive writing is necessary if the value to be set is the same as the last time, Several registers (pre-registers) can be written and all registers (pre-registers) can be read.


Note:

1. Bits marked with "*" will ignore writing and reading will be "0".

2. Bits marked with "&" will ignore writing and reading will be the same as the most significant bit in the blank display (sign extension).

4-4-1. Pre-register

The registers (RMV, RFL, RFH, RUR, RDR, RMG, RDP, RMD, RIP, RUS, and RDS) and start commands have pre-registers. Pre-registers are registers that you set continuous operation data and commands to start continuous operation during current operations. It is configured as shown below, and it operates with FIFO.



4-4-1-1. Writing to pre-register

There are 2 stages; one pre-register and one register, and up to two operation data can be held.

Data should be written to a pre-register if the register has a pre-register.

No need to rewrite the pre-registers of registers if there are no changes. .

Data that was written to the pre-register while stopping will be shifted to the register and will become the register data.

The data written to the pre-register during operation will become the pre-register data.

Register data and pre-register data are determined by writing the start command (STAFL, STAFH, STAD, and STAUD).

When the current operation is completed, the pre-register fixed data is shifted to the register and the axis will automatically start.

The status of pre-register can be checked by MSTS.SPRF bit.

Data cannot be written to pre-registers if "MSTS.SPRF = 1",

When changing (overriding) the target position or target speed during operation, write new data to the registers.

The following shows the relationship between the write status of pre-register and the MSTS.SPRF bit:

N⁰	Procedure	Pre-register	Register	SPRF
1.	Initial status while stopping.	0 (Not determined)	0 (Not determined)	0
2.	While stopping, write data 1 to pre-register. Data 1 is automatically copied to register.	Data 1 (Not determined)	Data 1 (Not determined)	0
3.	Write start command. Data 1 in register is determined, and start operation of Data 1.	Data 1 (Not determined)	Data 1 (Determined)	0
4.	Write Data 2 for the continuous operation to pre-register during Data 1 operation. Writing can be skipped in the pre-register if the data is the same as the previous one. Since the data is determined, data 2 will not be automatically copied to register.	(Not determined)	Data 1 (Determined)	0
5.	Write start command for the continuous operation. Data 2 in the pre-register is determined, and the completion of the operation of data 1 is awaited. Since Data 2 in the pre-register is determined, Data 3 cannot be written even if it exists.	Data 2 (Determined)	Data 1 (Determined)	1
6.	Operation of Data 1 is completed. Data 2 is automatically copied to register, and will continuously operate with Data 2. Since pre-register becomes "Not determined", Data 3 can be written.	Data 2 (Not determined)	Data 2 (Not determined)	0
7.	Operation of Data 2 is completed. Since register becomes "Not determined, the operation will stop.	Data 2 (Not determined)	Data 2 (Not determined)	0

In addition, if an event interrupt occurs when pre-register is enabled to write (RIRQ.IRNM) is set, an event interrupt (RIST.ISNM) can be generated when the pre-register changes to "Not determined".

Note: When continuous operation is automatically started using pre-register, set the operation completion timing to "PRMD.METM = 0" (output pulse cycle completion).

When "PRMD.METM = 1" (output pulse ON width complete) is set, the interval between the last pulse and the first pulse of continuous operation is narrowed to $16 \times T_{CLK}$ (T_{CLK} : reference clock cycle). For details, see "<u>7-3-2. Output pulse length and operation complete timing</u>".

4-4-1-2. Cancel pre-register data

Pre-register data is canceled in the following cases.

- 1. Write PRECAN (26h) command
 - → You can change pre-register data and start commands by changing pre-register "Not determined" from "Determined".
- 2. Stop by writing STOP (49h) command or SDSTP (4Ah) command
 - → Writing SDSTP (4Ah) command during automatic deceleration in incremental operation mode will
 - cancel it after reaching the target position.
- 3. Stop due to error interrupt factor

4-4-2. Speed control registers

The following are the registers for speed control.

No.	Name	Description	Bit length		Ra	nge	R/W
1	RFL (PRFL)	FL speed setting	14	1	to	16,383 (3FFFh)	R/W
2	RFH (PRFH)	FH speed setting	14	1	to	16,383 (3FFFh)	R/W
3	RUR (PRUR)	Acceleration rate setting	16	1	to	65,535 (FFFFh)	R/W
4	RDR (PRDR)	Deceleration rate setting	16	0	to	65,535 (FFFFh)	R/W
-		Speed magnification rate setting	12	1	to	4,095 (FFFh)	
5	RMG (PRMG)	Obtain ID code	16		-		R/W
6	RDP (PRDP)	Slow-down point setting	24	-8,388,608 (800000h)	to	+8,388,607 (7FFFFFh)	R/W
0		Slow-down point setting	24	0	to	16,777,215 (FFFFFFh)	R/W
7	RUS (PRUS)	S-curve section during acceleration setting	13	0	to	8,191 (1FFFh)	R/W
8	RDS (PRDS)	S-curve section during deceleration setting	13	0	to	8,191 (1FFFh)	R/W
9	RSPD	Obtain current speed	14	0	to	16,383 (3FFFh)	R
9	KSPD	Obtain EZ count	4	0	to	15 (Fh)	ĸ
10	REDC	Obtain rump down point	24	-8,388,608 (800000h)	to	+8,388,607 (7FFFFh)	R
10	10 RSDC	Obtain rump down point	24	0	to	16,777,215 (FFFFFFh)	ĸ

Note: "0" is outside the setting range for registers and preregisters of RFL (PRFL), RFH (PRFH), RUR (PRUR), and RMG (PRMG).

4-4-2-1. RFL (PRFL): FL speed setting register

It is used to set FL speed (initial speed/stop seed) for high-speed start (with [WPRFL: 81h, RPRFL: C1h] acceleration/deceleration) operations. PRFL is the pre-register for RFL register. [WRFL: 91h, RRFL: D1h]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
* * * * * * * * * * * * * * * * * * * *
Setting range: 1 to 16,383 (3FFFh)
The actual FL speed [pps] is calculated with the value in RMG register.
For detail, see " <u>6-2. Speed pattern settings</u> ".
4-4-2-2. RFH (PRFH): FH speed setting register
It is used to set FH speed (operation speed). [WPRFH : 82h, RPRFH : C2h]
PRFH is the pre-register for RFH register. [WRFH : 92h, RRFH : D2h]
During operation, RFH register can be changed to override the target speed.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
* * * * * * * * * * * * * * * * * * * *
Setting range is 1 to 16,383(3FFFh)
The actual Fspeed [pps] is calculated with the value in RMG register.
For detail, see " <u>6-2. Speed pattern settings</u> ".
4-4-2-3. RUR (PRUR): Acceleration rate setting register
It is used to set acceleration rate. [WPRUR : 83h, RPRUR : C3h]
PRUR is the pre-register for RUR register. [WRUR : 93h, RRUR : D3h]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
* * * * * * * * * * * * * * * * * * * *
Setting range: 1 to 65,535(FFFFh)
For detail, see " <u>6-2. Speed pattern settings</u> ".
4-4-2-4. RDR (PRDR): Deceleration rate setting register
It is used to set deceleration rate. [WPRDR : 84h, RPRDR : C4h]
PRDR is the pre-register for RDR register. [WRDR : 94h, RRDR : D4h]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
* * * * * * * * * * * * * * * * * *
Setting range: 1 to 65,535 (FFFFh)

When RDR = "0", deceleration rate will be a value set in RUR register

For detail, see "6-2. Speed pattern settings".

Note: When automatic setting is selected for the slow-down point (RMD.MSDP = "0"), enter the same value as used in RUR register or "0".

4-4-2-5. RMG (PRMG): Speed magnification rate setting register

It is used to set speed magnification rate.

PRMG is the pre-register for RMG register.

[WPRMG : 85h, RPRMG : C5h] [WRMG : 95h, RRMG : D5h]

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0						Μ	G					
3	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								ID	CD							

Position	Name	Description
11 to 0	MG	Setting range is 1 ~ 4,095. Set the relationship between set values in RFL or RFH registers and the actual speeds. The actual speeds [pps] are products of speed magnification rate and the value set in speed register. For detail, see " <u>6-2. Speed pattern settings</u> ".
15 to 12	(Reserved)	Always set "0".
31 to 16	IDCD	IDCD bit exists only in the RMG register. ID code can be read only immediately after IDMON (03h) command. Usually "0" is read. Writing this bit is ignored. For detail, see " <u>7-14. ID monitor</u> ".

[Example to set magnification rate when reference clock frequency = 19.6608 MHz]

Setting value	Magnification rate	Actual speed range [pps]	Setting value	Magnification rate	Actual speed range [pps]
3999 (0F9Fh)	0.3	0.3 to 4,914.9	59 (003Bh)	20	20 to 327,660
2399 (095Fh)	0.5	0.5 to 8,191.5	23 (0017h)	50	50 to 819,150
1199 (04AFh)	1	1 to 16,383	11 (000Bh)	100	100 to 1,638,300
599 (0257h)	2	2 to 32,766	5 (0005h)	200	200 to 3,276,600
239 (00EFh)	5	5 to 81,915	2 (0002h)	400	400 to 6,553,200
119 (0077h)	10	10 to 163,830	1 (0001h)	600	600 to 9,829,800

4-4-2-6. RDP (PRDP): Slow-down point setting register.

This register sets the slow-down point to be used in incremental movement [WPRDP: 86h, RPRDP: C6h] [WRDP: 96h, RRDP: D6h] operation mode. PRDP is the pre-register for RDP register.

31 30 29 28 27 26 2	5 24 23	22 21 20	19 18 ⁻	17 16	15 14 13	12 11 10 9	87	65	4 3	2 1	0
# # # # # # #	ŧ #										

Bits marked with symbol "#" are ignored when they are written, and their contents change when read according to the slow-down point setting (RMD.MSDP).

MSDP	Setting details	bit #
0	The setting range is -8,388,608 to +8,388,607. Offset relative to the automatic setting value of slow-down point. When a positive number is entered, deceleration starts earlier, and FL speed section will be longer. When a negative number is entered, deceleration starts later, and the speed will not reach FL speed.	bit 23.
1	Setting range is 0 to 16,777,215. It is a manual setting value for slow-down point. Deceleration will start when the remaining volume to move becomes less than the set value.	0

For detail, see "6-2. Speed pattern settings".

4-4-2-7. RUS (PRUS): Acceleration S-curve range setting register

It is	us	ed t	o sp	beci	fy S	-cur	ve	sect	ion	in S	-cu	rve	acc	eler	atio	n.								[W	/PR	เบร	: 8	9h,	RPF	ิรบร	3:0	C9h]
PRI	JS	is tł	ne p	ore-r	egis	ster	for	RUS	S re	giste	ər.														[WI	RUS	S :	99h,	R	รบร	3 : I	D9h]
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*										T			

Normal setting range: 0 to 8,191

When "0" is entered, it will create a complete S-curve acceleration with no linear acceleration section by substituting $\frac{\text{RFH}-\text{RFL}}{2}$.

4-4-2-8. RDS (PRDS): Deceleration S-curve range setting register

lt is	s us	sed	to s	speo	cify	S-c	cur∖	/e s	ect	ion	in S	S-ci	urve	e de	ece	lera	atior	า.						[WI	PR	DS	: 8/	۹h, F	RPF	۶DS	\$: C	CAh]
PR	DS	is i	the	pre	-re	gist	er f	or F	RDS	S re	gist	ter.												[WF	۶DS	3:9	Ah,	RF	RDS	\$: E	DAh]
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*													

The setting range is 0 to 8,191

When "0" is entered, it will create a complete S-curve acceleration with no linear acceleration section by substituting $\frac{\text{RFH}-\text{RFL}}{2}$.

Note: Specify the same value as in PRUS register when slow-down point setting is RMD.MSDP = "0" (automatic setting).

4-4-2-9. RSPD: Current speed obtaining register

It is used to obtain current speed and EZ count value.

[RRSPD : F5h]

(Read only.)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0							A	S						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0		EZ	ZC	

Position	Name	Description
13 to 0	AS	Current speed can be read as a step value (the same units as in RFL or RFH register). It is "0" when stopping. It becomes the step value for the set speed (RFH register value) during a pulser operation.
15 to 14	(Reserved)	("0" is always obtained.)
19 to 16	EZC	Read the input count value of encoder Z-phase signal used for an origin return operation. While stopping, it becomes the value of RENV2.EZD bit in a down counter. For details, see " <u>5-5 Origin return operation</u> ".
31 to 20	(Reserved)	("0" is always obtained.)

4-4-2-10. RSDC: Slow-down point obtaining register

Checks an automatically calculated slow-down point value for incremental [RRSDC : F6h] positioning operation. (Read only.)

31 30 29 28 27 26 25 24	23 22 21 20 19 18 1	7 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
& & & & & & & & &			

The slow-down point will vary with the slow-down point setting method (RMD.MSDP).

MSDP	Description
0	The sum of automatically calculated "slow-down point automatic setting value" and "value in RDP" is shown in 24 bits Since "automatic slow-down point" is automatically calculated, it will be updated during acceleration/deceleration
1	The fixed value is equal to the value in RDP register

4-4-3. Position control register

No.	Name	Description	Bit length	Range	R/W
1.	RMV (PRMV)	Set feeding amount (Target position)	32	-2,147,483,648 to +2,147,483,647 (8000000h) (7FFFFFFh)	R/W
2.	RIP (PRIP)	Sets feeding amount of the main axis for linear interpolation	32	0 to 2,147,483,648 (8000000h)	R/W
3.	RPLS	Positioning counter check (Obtain remaining pulse number)	32	0 to 2,147,483,648 (8000000h)	R

The following are the registers for position control operations:

4-4-3-1. RMV (PRMV): Feeding amount (target position) setting register

Register to set feeding amount (target position) in incremental movement[WPRMV : 80h, RPRMV : C0h]operation mode. PRMV is the pre-register for RMV register.[WRMV : 90h, RRMV : D0h]

31 30 29 28 27 26 25 24	23 22 21 20	19 18 17 16 15	14 13 12 11 10 9	8 7 6	5 4 3 2 1 0

Setting range is -2,147,483,648 to +2,147,483,647.

The target position can be changed by re-writing the RMV register while in incremental positioning operation (RMD.MOD=41h). For detail, see "<u>7-2-1. Target position override 1</u>".

4-4-3-2. RIP (PRIP): Main aixs feeding amount in linear interpolation setting register

Register to set RMV register absolute value of the maximum feeding amount of[WPRIP : 88h, RPRIP : C8h]interpolation axis in linear interpolation operations.[WRIP : 98h, RRIP : D8h]

PRIP is the pre-register for RIP register.

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	87654321	0

Setting range is 0 to 2,147,483,648

RIP register is used when RMD.MOD is as follows:

"110 0010"b (62h): Continuous linear interpolation operation mode

"110 0011"b (63h): Incremental linear interpolation operation mode

4-4-3-3. RPLS: Positioning counter checking register

Register to check the remaining pulse number in incremental operation mode. [RRPLS : F4h] (Read only.)

31 30 29 28 27	7 26 25 24	23 22 21 2	20 19 18 ⁻	17 16 15	5 14 13 12	11 10 9	8 7 6	54	3 2 1 0

Value range is 0 to 2,147,483,648.

It becomes "0" when writing to RMV register.

When it starts, the value in RMV register is copied here and it counts down at every pulse output.

4-4-4. Environment setting registers

The followings are registers for environment setting:

Nº	Name	Description	Length	Range	R/W
1.	RMD (PRMD)	Operation mode setting	30	-	R/W
2.	RENV1	Environment setting 1	32	-	R/W
3.	RENV2	Environment setting 2	32	-	R/W
4.	RENV3	Environment setting 3	26	-	R/W
5.	RENV4	Environment setting 4	16	-	R/W
6.	RGPM	Shared input/output port management	16	-	R/W
7.	RGPD	Shared input/output port information	16	-	R/W

4-4-4-1. RMD (PRMD): Operation mode setting register

F	Register to set operation modes.[WPRMD : 87h, RPRMD : C7h]																
F	PRMD is the pre-register for RMD register. [WRMD : 97h, RRMD : D7h												D7h]				
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	0	MPCS	MSDP	METM	MCCE	MSMD	MINP	MSDE	0				MOD]
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	_
	0	0	MCDO	MCDE	0	MADJ	MSPO	MSPE	MAX3	MAX2	MAX1	MAX0	MS	SY	MS	SN	

Bits	Symbol	Description
		Sets operation modes:
		"000 0000"b (00h): Continuous positive rotation controlled by command control.
		"000 1000"b (08h): Continuous negative rotation controlled by command control.
		"000 0001"b (01h): Continuous operation controlled by pulser.
		"000 0010"b (02h): Continuous operation controlled by switch.
		"001 0000"b (10h): Positive rotation origin return operation.
6 to 0	MOD	"001 1000"b (18h): Negative rotation origin return operation.
		"100 0001"b (41h): Incremental operation mode controlled by positioning.
		"100 0111"b (47h): Timer operation mode controlled by positioning.
		"101 0001"b (51h): Incremental operation mode controlled by pulser.
		"101 0110"b (56h): Incremental operation mode controlled by switch.
		"110 0010"b (62h): Continuous operation mode controlled by linear interpolation
		"110 0011"b (63h): Incremental operation mode controlled by linear interpolation
7	(Reserved)	Always set "0".

Bits	Name	Description									
		Select input functions of SDn terminal.									
8	MSDE	0: General-purpose input. SDn terminal status can be obtained by RSTS.SDIN bit.									
		1: Decelerates or deceleration stop can be done by turning slow-down signal ON.									
		Select input functions of INPn terminal.									
0		0: General-purpose input.									
9	MINP	INPn terminal status can be obtained by RSTS.SINP bit.									
		1: Operation completion is delayed until positioning completion signal turns ON.									
		Select acceleration/deceleration operations.									
10	MSMD	0: Linear acceleration/deceleration.									
		1: S-curve acceleration/deceleration.									
		Select count functions for command pulses.									
11	MCCE	0: Count command pulses.									
		1: Do not count command pulses. Count encoder signals.									
		Select operation complete timing.									
10		Operation complete timing can be advanced.									
12	METM	0: Select output pulse cycle completion.									
		1: Select output pulse ON width completion.									
		Select slow-down point setting method.									
	MSDP	Slow-down point can be set manually.									
10		0: Automatic setting.									
13		It is conditional that "RUR = RDR" and "RUS = RDS" together with the result of									
	automatic setting is signed 24 bits or less.										
		1: Manual setting.									
		Select input functions for PCSn terminals.									
		0: General-purpose input									
		When "RENV1.PCSM = 1", it becomes the input terminal of the start signal of									
		own-axis.									
		1: Wait for pulse count start signal input at target position override 2.									
		Until pulse count start signal is input, it operates similar to the continuous									
14	MPCS	operation mode. When "RENV1.PCSM = 1", it becomes the input terminal of									
		the start signal of own-axis .									
		RMD.MPCS RENV1.PCSM PCSn terminals									
		0 0 General-purpose input									
		0 1 Start own-axis									
		1 0 Start pulse count									
		1 1 Start own-axis									
		For details, see " <u>7-2-2. Target position override 2 (PCS signal)</u> ".									
15	(Reserved)	Always set to "0".									

Bits	Name	Description
		Set 2-bit sequence number.
		The sequence number can be acquired with the MSTS.SSC bit, and it does not
17 ,16	MSN	affect operations.
		When creating control software, it can be used for step management of operation
		blocks.
		Select the start timing after writing a start command.
		00b : Start immediately.
		01b : Start with "CSTA = L level" or SPSTA (2Ah) command if "RENV1.PCSM = 0".
		Starts with PCSn terminal turned ON or with SPSTA (2Ah) command if
19.18	MSY	"RENV1.PCSM
19.10	IVIS I	= 1".
		10b : Start with internal synchronous signal(RENV3.SYI).
		For details, see "7-12-2. Start on an internal synchronous signal".
		11b : Start by stop of target axis (RMD.MAX0 to 3)
		For details, see "7-12-1. Start triggered by another axis stopping."
		Select whether or not to include X-axis in the target axis when "RMD.MSY = 11b".
20	MAX0	0 : Do not select X-axis.
		1 : Select X-axis.
		Select whether or not to include Y-axis in the target axis when "RMD.MSY = 11b".
		For PCL6115, the selection is ignored.
21	MAX1	0 : Do not select Y-axis.
		1 : Select Y-axis.
		Select whether or not to include Z-axis in the target axis when "RMD.MSY = 11b".
		For PCL6115 and PCL6125, the selection is ignored.
22	MAX2	0 : Do not select Z-axis.
		1 : Select Z-axis.
		Select whether or not to include U-axis in the target axis when "RMD.MSY = 11b".
		For PCL6115 and PCL6125, the selection is ignored.
23	MAX3	0 : Do not select U-axis.
		1 : Select U-axis.
		Select input function of CSTP terminal.
		You can stop own-axis by emergency stop of other axis.
		0 : General-purpose input.
24	MSPE	CSTP terminal status can be obtained by RSTS.SSTP bit.
		1 : Deceleration stop or immediate stop can be done by input of simultaneous stop
		signal.
i – – – – – – – – – – – – – – – – – – –		

Bits	Name	Description
		Select output function of CSTP terminal.
	MSPO	You can stop other axis by emergency stop of own-axis .
25		0 : General-purpose output
		"One shot pulse" in negative logic can be output with CMSTP (07h) command.
		1 : Output one-shot pulse in negative logic at emergency stop of own-axis.
		Select triangular drive eliminate function
26	MADJ	0 : Eliminate triangular drive.
		1 : Do not eliminate triangular drive.
27	(Reserved)	Always set "0".
		Select input functions of CSD terminal.
		You can decelerate own-axis at deceleration start of other axis.
28	MCDE	0 : General-purpose input
		CSD terminal status can be obtained by RSTS.SCSD bit.
		1 : Changes target speed to FL by inputting simultaneous slow-down signal.
		Select output functions of CSD terminal.
		You can decelerate other axis at deceleration start of own-axis.
29	MCDO	0 : Do not output "CSD = L level.
		1 : Output "CSD = L level" during deceleration of own-axis and during FL constant
		speed operation.
31	(Reserved)	Always set "0".
to 30		

4-4-4-2. RENV1: Environment setting 1 register

Register for environment setting 1.

[WRENV1 : 9Ch, RRENV1 : DCh]

Setting mainly for input terminal specifications.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERCL		EPW		EROR	EROE	ALML	ALMM	ORGL	SDL	SDLT	SDM	ELM		PMD	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PMSK	PCSM	INTM	DTMF	DRF	FLTR	DRL	PCSL	LTCL	INPL	FT	M	STPM	STAM	ET	W

Bits	Name				Descriptio	on		
		Selects out	put puls	e mode.				
			PMD	Positive direct OUT output	tion operation DIR output	Negative direct	ction operation DIR output	
			000	ŢŢ	——— High	ŢŢ	Low	
			001		High		Low	
			010	ŢŢ	Low	ŢŢŢ	High	
2 to 0	PMD		011		Low		High	
			100	ŢŢ	———— High	High	ŢŢ	
			101	ள ¤ R			╺ <u>╴</u> ſ╶╻	
			110	OT				
			111		Low	Low		
		The 90-deg multiplication		se difference si	gnal output, 10)1b and 110b, a	are output with	4-
				gnal input proce	ess.		[;	See Note.]
		0 : Immedi	-					
		1 : Deceler		-				
3	ELM			stop is selected	l, deceleration	starts with the i	nput of the end	limit signal
		in the direc						
		-		collide with me	echanical syste	ems etc. since it	stops after pas	ssing
		through the	end lim	it positions.				

Bits	Symbol	Description
		Selects slow-down signal input process.
4	SDM	0: Deceleration only.
		1: Deceleration stop.
		Selects input latch functions of SDn terminal.
		It can be used when the signal width of slow-down signal is short.
		0: It does not latch input of slow-down signal.
5	SDLT	Status of the SDn terminal can be obtained with RSTS.SDIN bit.
Э	SDLI	1: It latches input of slow-down signal.
		Latch status can be obtained with RSTS.SSD bit.
		When SDn terminal is OFF at the start, latch status becomes OFF.
		Latch status can also be OFF by writing "RENV1.SDLT= 0".
		Selects input logic of SDn terminal.
6	SDL	0: Negative logic
		1: Positive logic
		Selects input logic of ORGn terminal.
7	ORGL	0: Negative logic
		1: Positive logic
		Selects alarm signal input process.
8	ALMM	0: Immediate stop
		1: Deceleration stop
		Selects ALMn terminal input logic.
9	ALML	0: Negative logic
		1: Positive logic.
		Selects output functions of ERCn terminal at emergency stop.
		Deviation counter clear signal can be output at the input of PELn, MELn, ALMn, CEMG
		terminals and stopped by CMEMG (05h) command.
10	EROE	0: Do not output deviation counter clear signal.
		1: Output deviation counter clear signal.
		It is not output during FL constant speed operation or in case of deceleration stop and stop
		at FL speed.
		Selects output functions of ERCn terminal when returning to the origin position.
11	EROR	The deviation counter clear signal can be output with return to the origin.
	LINOIN	0: Do not output deviation counter clear signal.
		1: Output deviation counter clear signal.
		Selects output pulse width of deviation counter clear signal.
4	EPW	000b:11 to 13 µs001b:91 to 98 µs010b:360 to 390 µs011b:1.4 to 1.6 ms
to 12		100b:11 to 13 ms101b:46 to 50 ms110b:93 to 100 ms 111b:Level output

Bits	Symbol	Description
4.5		Selects ERCn terminal output logic.
15	ERCL	0: Negative logic 1: Positive logic
17 16		Selects deviation counter clear signal OFF timer time.
17, 16	ETW	"00"b: 0 μ s, "01"b: 11 to 13 μ s, "10"b: 1.4 to 1.6 ms, "11"b: 93 to 100 ms
		Selects simultaneous start signal input specification.
18	STAM	0: Level trigger
		1: Edge trigger
		Selects simultaneous stop signal input specification.
19	STPM	0: Immediate stop
		1: Deceleration stop
04 00		Selects the input noise filter characteristic of "RENV1.FLTR = 1".
21, 20	FTM	"00"b: 3.2 μs, "01"b: 25 μs, "10"b: 200 μs, "11"b: 1.6 ms
		Selects INPn terminal input logic.
22	INPL	0: Negative logic
		1: Positive logic
		Selects counter latch signal specification.
		0: Falling edge.
	LTCL	1: Rising edge)
23		Depending on the input status of LTCn terminal, the value of counter may be latched when
		changing settings.
		For details, see " <u>7-10-2-1. Latch 1, 2</u> ".
		Selects PCSn terminal input logic.
24	PCSL	0: Negative logic
		1: Positive logic
		Selects PDRn, MDRn terminals input logic.
25	DRL	0: Negative logic
		1: Positive logic
		Selects input noise filters for PELn, MELn, SDn, ORGn, ALMn, INPn and CEMG terminals.
26	FLTR	0: Recognizes signals with pulse width of 0.1 μ s or longer.
26	FLIK	1: Recognizes signals whose pulse width is equal to or larger than the set value with
		RENV1.FTM bit.
		Selects input nose filters for PDRn, MDRn and PEn terminals.
27	DRF	0: Recognizes signals with pulse width of 0.1 μ s or longer.
		1: Recognizes signals with pulse width of 54 ms or longer.
		Sets the direction change timer.
28	DTMF	1: Wait for 0.2 ms after the direction change in the common pulse mode.
		2: Wait for 0.5 μ s after the direction change in the common pulse mode.

Bits	Symbol			Description						
		Selects interrupt i	request sigr	nal output functions.						
		1: When an interrupt factor occurs, "INT = L level" is set.								
29	INTM	2: When an interr	upt factor o	ccurs, "INT = L level" is	not set					
		Main status and interrupt factor register will change.								
		Selects the functi	ons of PCS	n and STA terminals.						
		0: Functions sele	cted by RM	D.MPCS bit will be seled	ted.					
		1: Own-axis start	•							
		It will not start eve	nput to CSTA terminal.							
30	PCSM									
00		RENV1.PCSM	RMD.MPCS	PCSn terminal	CSTA terminal					
		0	0	General-purpose input	Simultaneous start					
		0	1	Start pulse counts	Simultaneous start					
		1	0	Start own-axis	Shared input					
		1	1	Start own-axis	Shared input					
		Sets command p	ulse output	functions.						
		0: Output	and o and at							
31	PMSK									
		1: Do not output								
		Counters will wor	k							

Note: In the operations of FL and FH constant speed start, the axis stops immediately even if deceleration stop is selected.

4-4-4-3. RENV2: Environment setting 2 register

Register for environment setting 2.

[WRENV2:9Dh, RRENV2:DDh]

Sets mainly for terminal specifications of general purpose input/output port, encoder signal input, manual pulser signal input, and origin return operations.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POF	EOFF	CSPO	P7M	P6M	P5M	P4	ŀМ	P3	BM	P2	2M	P1	М	P0	M
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MRS	Γ IEND	ORM	EZL	EZD		PDIR	PINF	PIM		EDIR	EINF	EI	M		

Bits	Symbol	Description
		Selects the specification of P0n/FUPn terminals.
		"00"b: General-purpose input
1 to 0	P0M	"01"b: General-purpose output
		"10"b: Outputs acceleration signal with negative logic.
		"11"b: Outputs acceleration signal with positive logic.
		Selects the function of P1n/FDWn terminals
		"00"b: General-purpose input
3 to 2	P1M	"01"b: General-purpose output
		"10"b: Outputs deceleration signal with negative logic.
		"11"b: Outputs deceleration signal with positive logic.
		Selects the function of P2n/MVCn terminal.
		"00"b: General-purpose input
5 to 4	P2M	"01"b: General-purpose output
		"10"b: Outputs constant speed feeding signal with negative logic.
		"11"b: Outputs constant speed feeding signal with positive logic.
		Selects the function of P3/CP1 terminals.
		"00"b: General-purpose input
7 to 6	P3M	"01"b: General-purpose output
		"10"b: Outputs Comparator 1 condition satisfied signal with negative logic
		"11"b: Outputs Comparator 1 condition satisfied signal with positive logic
		Selects the function of P4n/CP2n terminals.
		"00"b: General-purpose input
9 to 8	P4M	"01"b: General-purpose output
		"10"b: Outputs Comparator 2 condition satisfied signal with negative logic.
		"11"b: Outputs Comparator 2 condition satisfied signal with positive logic.
		Selects the function of P5n terminals.
10	P5M	0: General-purpose input
		1: General-purpose output
		Selects the function of P6n terminals.
11	P6M	0: General-purpose input
		1: General-purpose output.

Bits	Symbol	Description
		Selects the function of P7n terminals.
12	P7M	0: General-purpose input
		1: General-purpose output
		Sets the function of CSTP terminals.
		Other axis can be stopped by stopping of own-axis with the stop command.
13	CSPO	0:A one-shot pulse with negative logic is not output by stopping the own-axis .
		1 : A one-shot pulse with negative logic is output by stopping the own-axis .
		"RMD.MSPO =1" is the condition.
		Sets the input function of EAn, EBn terminals.
		0 : Encoder signal input is enabled
14	EOFF	1:Encoder signal input is disabled
		It also does not detect input errors.
		Sets the input function of PAn, PBn terminals.
		0 : Manual pulser signal input is enabled.
15	POFF	1 : Manual pulser signal input is disabled.
		It also does not detect input errors.
		Selects the input specification of encoder signals(EAn, EBn).
		"00"b: Multiply a 90-degree phase difference by 1.
1 10		"01"b: Multiply a 90-degree phase difference by 2.
17, 16	EIM	"10"b: Multiply a 90-degree phase difference by 4
		"11"b: 2-pulse mode
		For details, see "7-10-1. Counter type and input method".
18	EINF	Selects the noise filter of EAn, EBn, and EZn terminals.
		0 : It recognizes signals with a pulse width of 0.1 μ s or longer.
		1 : It recognizes signals with a pulse width of 0.15 μ s or longer.
19	EDIR	Selects the counting directions of encoder signals (EAn, EBn).
		0 : Forward direction
		1 : Reversed direction
21, 20	PIM	Selects the input specification of manual pulser signal (PAn, PBn).
		"00"b: Multiply a 90-degree phase difference by 1
		"01"b: Multiply a 90-degree phase difference by 2
		"10"b: Multiply a 90-degree phase difference by 4
		"11"b: 2-pulse mode
		For details, see " <u>5-3. Manual pulser operation mode</u> ".
22	PINF	Selects input noise filter of PAn and PBn terminals.
		0: Recognizes signals with pulse width of 0.1 μ s or longer.
		1: Recognizes signals with pulse width of 0.15 μ s or longer.

Bits	Symbol	Description
23	PDIR	Selects the counting directions of manual pulser signals (PAn, PBn).
		0 : Forward direction
		1 : Reversed direction
27 to 24	EZD	Sets the count value of encoder Z-phase signal used for origin return operation.
		The setting range is "0000"b (1st time) to "1111"b (16th time)
28	EZL	Selects the input specifications of encoder Z-phase signal.
		0: Falling edge.
		1: Rising edge
29	ORM	Selects the operation mode of origin return operation using encoder Z-phase signal.
		0 : Origin return operation 0 that does not use encoder Z-phase signals.
		At constant speed start, it will immediately stop when origin signal turns ON.
		At high-speed start, it decelerates and stops when origin signal turns ON.
		Counter clear timing is when origin signal ON is input.
		1 : Origin return operation 1 that use encoder Z-phase signals.
		At constant speed start, an operation stops at the input of specified number of encoder
		Z-phase signals after origin signal turns ON.
		At high-speed start, deceleration starts when origin signal turns ON, and operation stops
		when the specified number of encoder Z-phase signals is input.
		Counter clear timing is when specified number of encoder Z-phase signals is input.
30	IEND	Selects stop interrupt (MSTS.SENI) function.
		0 : No stop interrupt function
		1 : A stop interrupt is generated
		"INT = L level" when stopped regardless of normal stop or emergency stop.
31	MRST	Select the clear method of interrupt factor bit (MSTS.SENI, REST, RIST) and stop status bit
		(MSTS.SEOR) other than the target position.
		0 : Automatic clear by reading
		1 : Manual clear by writing
		It can be cleared by writing the corresponding bit to SENIR (2Dh) command, SEORR (2Eh)
		command, REST register and RIST register.
		In the case of serial bus I/F, "RENV2.MRST = 1" (manual clear by writing) is fixed.

4-4-4. RENV3: Environment setting 3 register

[WRENV3:9Eh, RRENV3:DEh]

Register for environment setting 3.

Mainly sets counter functions, latch 1 and 2 functions, comparator functions and internal synchronous signal input/output functions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C2	2S	C	IS	C2RM	CU2R	LOF2	CU2L	C1RM	CU1R	LOF1	CU1L	CU2H	CU1H	CIS2	CIS1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	SLCU	SL	.M	S	ΥI		SY	Ό	

8 Selects the counting target of Counter 1 (RCUN 1). 0 CIS1 0: Command position (Command pulse) 1 Mechanical position (Encoder signal) 2 Selects the counting target of Counter 2 (RCUN 2). 1 CIS2 0: Mechanical position (Command pulse) 2 CU1H 0: Count the target. 1 Do not count the target. Sets counting function of Counter 2 (RCUN2). 3 CU2H 0: Count the target. 3 CU2H 0: Count the target. 1 Do not count the target. 1 Do not count the target. 3 CU2H 0: Count the target. 4 CU1L Sets counting 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 4 CU1L register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1 Sets the latch function to RLTC1 register through LTCn terminal. 0: LoF1 1: Do not latch counter 1 with counter latch signal input. 1: Latch Counter 1 with counter latch signal input. It can be latch dup LTC1 register with origin-return operation. 6 CU1R 0: Do not latch counter 1 with origin return operation.	Bit	Symbol	Description
1: Mechanical position (Encoder signal)1CIS22: Selects the counting target of Counter 2 (RCUN 2).1CIS22: CU1H0: Mechanical position (Encoder signal) 1: Command position (Command pulse)2:CU1H2: CU1H0: Count the target. 1: Do not count the target.3:CU2H3: CU2H0: Count the target. 1: Do not count the target.4:CU1L4: CU1LSets counting function of Counter 2 (RCUN2). 0: Count the target. 1: Do not count the target.4:CU1L6: CU1HSets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Conter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 1: Latch Counter 1 with origin return operation. 1: Do not latch counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			Selects the counting target of Counter 1 (RCUN 1).
1 CIS2 Selects the counting target of Counter 2 (RCUN 2). 1 CIS2 0: Mechanical position (Encoder signal) 1: Command position (Command pulse) Sets counting function of Counter 1 (RCUN1). 2 CU1H 0: Count the target. 3 CU2H 0: Count the target. 3 CU2H 0: Count the target. 4 CU1L Sets counting function of Counter 2 (RCUN2). 6 CU2H 0: Count the target. 7 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 6 CU1L register. 7 CU11 Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1. 1: Do not clear Counter 1. 1: Cont altch counter 1 with counter latch signal input. 1: tach counter 1 with counter latch signal input. 1: Lop to latch counter 1 with origin return operation. 1: Do not latch counter 1 with origin return operation. 6 CU1R Sets the latch function to RLTC1 register with origin-return operation. 7 C1RM O: Do not latch counter 1 with origin return operation. 7 C1RM O: Do not latch counter 1 with origin return operation.	0	CIS1	0: Command position (Command pulse)
1 CIS2 0: Mechanical position (Encoder signal) 1: Command position (Command pulse) Sets counting function of Counter 1 (RCUN1). 2 CU1H 0: Count the target. 3 CU2H Sets counting function of Counter 2 (RCUN2). 3 CU2H 0: Count the target. 4 CU1L Sets counting function of Counter 2 (RCUN2). 4 CU1L 0: Count the target. 5 CU1H Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 6 CU1L Sets Counter 1. 7 CU5 No not clear Counter 1. 1: Clear Counter 1. Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1. O: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. 6 CU1R O: Do not latch counter 1 with origin return operation. 7 C1RM O: Do not latch counter 1 with origin return operation. 7 C1RM O: Do not latch counter 1 with origin return operation. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 7 <td></td> <td></td> <td>1: Mechanical position (Encoder signal)</td>			1: Mechanical position (Encoder signal)
1: Command position (Command pulse) 2 CU1H 2: CU1H 0: Count the target. 1: Do not count the target. 3 CU2H 3 CU2H 4 CU1L 6 CU1H 5 LOF1 1: Do not count the target. 1: Cu1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 1: Cloar Counter 1. 1: Coard counter 1 with counter latch signal input. 1: Lop not latch counter 1 with counter latch signal input. 1: Care backed by LTCH (29h) command. Counter latch signal is the edge-trigger. 6 CU1R 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Deform the ring counter operation			Selects the counting target of Counter 2 (RCUN 2).
2CU1HSets counting function of Counter 1 (RCUN1).2CU1H0: Count the target. 1: Do not count the target.3CU2HSets counting function of Counter 2 (RCUN2).3CU2H0: Count the target. 1: Do not count the target.4CU1LSets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1 with counter latch signal input. 0: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with origin return operation. 0: Do not latch counter 1 with origin return operation.6CU1R0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RM0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 2: Perform the ring counter 2. 2: Cu2L 1: Clear counter 2. 1: Clear counter 2.	1	CIS2	0: Mechanical position (Encoder signal)
2CU1H0: Count the target. 1: Do not count the target.3CU2HSets counting function of Counter 2 (RCUN2).3CU2H0: Count the target. 1: Do not count the target.4CU1LSets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 0: Latch counter 1. 1: Clear Counter 1. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. Counter latch signal is the edge-trigger.7C1RMSets the latch function to RLTC1 register with origin-return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ining counter operation of counter 1 (RCUN 1). C Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 2: Perform the ring counter 2. 1: Clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			1: Command position (Command pulse)
3CU2HSets counting function of Counter 2 (RCUN2).3CU2H0: Count the target.4CU1LSets Count (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1.5LOF1Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 1 to not latch counter 1 with counter latch signal input.5LOF1Sets the latch function to RLTC1 register with origin-return operation. Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.8CU2LSets the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter 2. 1: Clear counter 2. 1: Clear counter 2.			Sets counting function of Counter 1 (RCUN1).
3 CU2H Sets counting function of Counter 2 (RCUN2). 3 CU2H 0: Count the target. 4 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 4 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 5 CU1L register. 5 LOF1 Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. 5 LOF1 1: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger. 6 CU1R O: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 8 CU2L To not clear counter 2. 0: Do not clear counter 2.	2	CU1H	0: Count the target.
3 CU2H 0: Count the target. 4 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 4 CU1L register. 0: Do not clear Counter 1. 0: Do not clear Counter 1. 1: Clear Counter 1. 0: Letch counter 1. 0: Lot clear Counter 1. 0: Latch counter 1 with counter latch signal input. 5 LOF1 Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1 It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger. Sets the latch function to RLTC1 register with origin-return operation. 6 CU1R 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 7 C1RM Sets the ring counter operation using Comparator 1. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 8 CU2L register. 0: Do not clear counter 2. 8 CU2L ic Clear counter 2. ic Clear counter 2.			1: Do not count the target.
1: Do not count the target. 4 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 register. 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 5 LOF1 Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger. Sets the latch function to RLTC1 register with origin-return operation. 6 CU1R Sets the latch function to RLTC1 register with origin-return operation. 1: Latch Counter 1 with origin return operation. Sets the latch function to RLTC1 register with origin-return operation. 7 C1RM Sets the ring counter operation of counter 1 (RCUN 1). 7 C1RM Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 8 CU2L Sets counter 2. 8 CU2L Clear counter 2.			Sets counting function of Counter 2 (RCUN2).
4 CU1L Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1 4 CU1L register. 0: Do not clear Counter 1. 0: Do not clear Counter 1. 1: Clear Counter 1. Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 0: Latch counter 1 with counter latch signal input. 5 LOF1 1: Do not latch counter 1 with counter latch signal input. 1: Loo not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger. Sets the latch function to RLTC1 register with origin-return operation. 6 CU1R O: Do not latch counter 1 with origin return operation. 7 C1RM Sets the latch function of counter 1 (RCUN 1). 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 8 CU2L Cu2L Sets counter 2.	3	CU2H	0: Count the target.
4CU1Lregister. 0: Do not clear Counter 1. 1: Clear Counter 1.5LOF1Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 2: Po not clear counter 2. 2: CU2L Register. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			1: Do not count the target.
4 CU1L 0: Do not clear Counter 1. 1: Clear Counter 1. 1: Clear Counter 1. 5 LOF1 Sets the latch function to RLTC1 register through LTCn terminal. 0: Latch counter 1 with counter latch signal input. 0: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger. Sets the latch function to RLTC1 register with origin-return operation. 6 CU1R O: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 7 C1RM O: Do not perform the ring counter operation using Comparator 1. 8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 8 CU2L Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			Sets Counter 1 (RCUN 1) clear function at the same time as latching to RLTC 1
0: Do not clear Counter 1. 1: Clear Counter 1.1: Clear Counter 1.5LOF11: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. 1: Do not latch dy LTCH (29h) command. Counter latch signal is the edge-trigger.6CU1R0: Do not latch counter 1 with origin return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RM7C1RM8Every function to return operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.	4	CU11	register.
Sets the latch function to RLTC1 register through LTCn terminal.0: Latch counter 1 with counter latch signal input.1: Do not latch counter 1 with counter latch signal input.1: Do not latch counter 1 with counter latch signal input.1: t can be latched by LTCH (29h) command.Counter latch signal is the edge-trigger.6CU1R0: Do not latch counter 1 with origin return operation.1: Latch Counter 1 with origin return operation.1: Latch Counter 1 with origin return operation.7C1RM0: Do not perform the ring counter operation using Comparator 1.1: Perform the ring counter operation using Comparator 1.1: Perform the ring counter operation using Comparator 1.8CU2L8CU2L1: Clear counter 2.1: Clear counter 2.	4	COIL	0: Do not clear Counter 1.
5LOF10: Latch counter 1 with counter latch signal input. 1: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			1: Clear Counter 1.
5LOF11: Do not latch counter 1 with counter latch signal input. It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.			Sets the latch function to RLTC1 register through LTCn terminal.
It can be latched by LTCH (29h) command. Counter latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Do not clear counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.			0: Latch counter 1 with counter latch signal input.
6Cutre latch signal is the edge-trigger.6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.	5	LOF1	1: Do not latch counter 1 with counter latch signal input.
6CU1RSets the latch function to RLTC1 register with origin-return operation. 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation.7C1RMSets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1.8CU2LSets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.			It can be latched by LTCH (29h) command.
6 CU1R 0: Do not latch counter 1 with origin return operation. 1: Latch Counter 1 with origin return operation. 7 C1RM Sets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 0: Do not clear counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.			Counter latch signal is the edge-trigger.
8 CU2L 1: Latch Counter 1 with origin return operation. 9 C1RM Sets the ring counter function of counter 1 (RCUN 1). 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			Sets the latch function to RLTC1 register with origin-return operation.
7 C1RM Sets the ring counter function of counter 1 (RCUN 1). 7 C1RM 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.	6	CU1R	0: Do not latch counter 1 with origin return operation.
7 C1RM 0: Do not perform the ring counter operation using Comparator 1. 1: Perform the ring counter operation using Comparator 1. 8 CU2L 8 CU2L 8 CU2L 9: Do not clear counter 2. 1: Clear counter 2.			1: Latch Counter 1 with origin return operation.
8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 0: Do not clear counter 2. 1: Clear counter 2. 1: Clear counter 2.			Sets the ring counter function of counter 1 (RCUN 1).
8 CU2L Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2 register. 0: Do not clear counter 2. 1: Clear counter 2.	7	C1RM	0: Do not perform the ring counter operation using Comparator 1.
8 CU2L register. 0: Do not clear counter 2. 1: Clear counter 2.			1: Perform the ring counter operation using Comparator 1.
8 CU2L 0: Do not clear counter 2. 1: Clear counter 2.			Sets counter 2 (RCUN 2) clear function at the same time as latching to RLTC2
0: Do not clear counter 2. 1: Clear counter 2.	Q	CUD	register.
	0		0: Do not clear counter 2.
9 LOF2 Sets the latch function to RLTC2 register through LTCn terminal.			1: Clear counter 2.
	9	LOF2	Sets the latch function to RLTC2 register through LTCn terminal.

Bit	Symbol	Description
		0: Latch counter 2 with counter latch signal input.
		1: Do not latch counter 2 with counter latch signal input.
		It can be latched by LTCH (29h) command.
		Counter latch signal is the edge-trigger.
		Sets the latch function to RLTC2 register with origin return operation.
10	CU2R	0: Do not latch counter 2 with origin return operation.
		1: Latch Counter 2 with origin return operation.
		Sets the ring counter function of counter 2 (RCUN 2).
11	C2RM	0: Do not perform the ring counter operation using Comparator 2.
		1: Perform the ring counter operation using Comparator 2.
		Selects the comparison method for Comparator 1.
		"00"b: Do not use Comparator 1.
13 to 12	C1S	"01"b: RCMP1 register value = RCUN1 register value
		"10"b: RCMP1 register value > RCUN1 register value
		"11"b: RCMP1 register value < RCUN1 register value
		Selects a comparison method for Comparator 2.
		"00"b: Do not use Comparator 2.
15 to 14	C2S	"01"b: RCMP2 register value = RCUN2 register value
		"10"b: RCMP2 register value > RCUN2 register value
		"11"b: RCMP2 register value < RCUN21 register value
		Selects the output condition for the internal synchronous signal.
		"0001"b: Comparator 1 condition is met.
		"0010"b: Comparator 2 condition is met.
19 to 16	SYO	"1000"b: Starts acceleration.
191010	510	"1001"b: Ends acceleration.
		"1010"b: Starts deceleration.
		"1011"b: Ends deceleration.
		Others: Do not output an internal synchronous signal.
		Select the input target of internal synchronous signals.
		"00"b: Internal synchronous signal output by X-axis.
21, 20	SYI	"01"b: Internal synchronous signal output by Y-axis.
		"10"b: Internal synchronous signal output by Z-axis.
		"11"b: Internal synchronous signal output by U-axis
		Select the process of software limit function.
		"00"b: Do not stop at the software limit position; No interrupt occurs.
23, 22	SLM	"01"b: Do not stop at the software limit position; Event interrupt occurs.
		"10"b: Stops immediately at the software limit position; Error interrupt occurs.
		"11"b: Decelerates and stops at the software limit position; Error interrupt occurs.

24 SLCU Selects the counter to manage software limits.	
--	--

Bit	Symbol	Description
		0: COUNTER 1 (RCUN1)
		1: COUNTER 2 (RCUN2)
31 to 25	(Reserved)	Always set "0".

4-4-4-5. RENV4: Environment setting 4 register

Register for environment setting 4.

Mainly sets latch 3 and 4 functions.

[WRENV4 : 9Fh, RRENV4 : DFh]

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
L	4F	L4MD	L4DT	L4TL		L4T		Lä	3F	L3MD	L3DT	L3TL		L3T	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Name	Description
2 to 0	L3T	Selects the input terminal of a trigger signal to be latched in RLTC3 register.000 : Disable001 : LTCn terminal010 : ORGn terminal011 : EZn terminal100 : P4n terminal101 : P5n terminal110 : P6n terminal111 : P7n terminal
3	L3TL	Select the input specification of trigger signals to be latched in RLTC3 register. [Note]0: Falling edge.1: Rising edge
4	L3DT	Selects the counter to be latched in the RLTC3 register.0 : Selects Counter 1(RCUN1).1 : Selects Counter 2(RCUN2).
5	L3MD	Selects latch operation specification of RLTC3 register.0 : Latches with only the first trigger signal.1 : Latches with every trigger signals.
7, 6	L3F	 Selects the input noise filter characteristic of a trigger signal to be latched in the RLTC3 register. 00b : Recognizes a signal with a pulse width of 0.1 μs or more. 01b: Recognizes signals with a pulse width of 3.2 μs or more. 10b: Recognizes signals with a pulse width of 25 μs or more. 11b: Recognizes signals with a pulse width of 200 μs or more. In addition, it is not related to setting of RENV1.FLTR bit or RENV2.EINF bit.
10 to 8	L4T	Selects the input terminal of a trigger signal to be latched in the RLTC4 register.000 : Disable001 : LTCn terminal010 : ORGn terminal011 : EZn terminal100 : P4n terminal101 : P5n terminal110 : P6n terminal111 : P7n terminal

Bit	Name	Description
11	L4TL	Select the input specification of trigger signals to be latched in RLTC4 [Note] register. 0: Falling edge. 1: Rising edge 1
12	L4DT	Selects the counter to be latched in the RLTC4 register. 0 : Selects Counter 1(RCUN1). 1 : Selects Counter 2(RCUN2).
13	L4MD	Selects latch operation specification of RLTC4 register.0 : Latches with only the first trigger signal.1 : Latches with every trigger signals.
15, 14	L4F	 Selects the input noise filter characteristic of a trigger signal to be latched in the RLTC4 register. 00b : Recognizes a signal with a pulse width of 0.1 µs or more. 01b: Recognizes signals with a pulse width of 3.2 µs or more. 10b: Recognizes signals with a pulse width of 25 µs or more. 11b: Recognizes signals with a pulse width of 200 µs or more. In addition, it is not related to setting of RENV1.FLTR bit or RENV2.EINF bit.
31 to 16	(Reserved)	Always set "0".

Note: After changing the input specification (RENV4.L3TL) of a trigger signal latched in the RLTC3 register, be sure to wait for the set time of the input noise filter characteristic (RENV4.L3F) before writing LTC3E (3Ch) command.

If the LTC3E (3Ch) command is written before the setting time of input noise filter characteristic (RENV4.L3F) completes, extra latch operation will occur.

If you change the input specification (RENV4.L3TL) of the trigger signal before setting "RENV4.L3TL = 00b" in advance and reset it to an input noise filter characteristics, the waiting time becomes unnecessary due to the register write time.

This also applies to the trigger signal input specification (RENV4.L4TL) latched in the RLTC4 register.

4-4-4-6. RGPM: Shared input/output port management register

Register to manage shared input/output ports.

[WRGPM : BAh, RRGPM : FAh]

Selects the function specifications of shared I/O ports (GP0 to GP15) that can be used for the serial bus I/F. It will be ignored with pararell I/F.

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C	GM15	GM14	GM13	GM12	GM11	GM10	GM9	GM8	GM7	GM6	GM5	GM4	GM3	GM2	GM1	GM0
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Description
		Select function specifications of GP15 to GP0 terminals.
15 to 0	GM15 to GM0	0 : Select input port
		1 : Select output port
31 to 16	(Reserved)	Always set "0".

4-4-4-7. RGPD: Shared input/output port information register

Register to set and get status of shared I/O port.

[WRGPD : BBh, RRGPD : FBh]

Sets or gets status of shared I / O ports (GP0 to GP15) that can be used for serial bus I/F.

I/O port status can be read.

Output status of output port can be written.

It will be ignored with pararell I/F.

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	GD15	GD14	GD13	GD12	GD11	GD10	GD9	GD8	GD7	GD6	GD5	GD4	GD3	GD2	GD1	GD0
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Description
15 to 0	GD15 to GD0	 When reading, the status of GP15 ~ GP0 can be obtained. When writing, the output status of GP15 ~ GP0 can be set. 0 : Obtains or sets L level. 1 : Obtains or sets H level.
31 to 16	(Reserved)	Always set "0".

4-4-5. Count register

The following is the registers for counters:

No.	Symbol	Description	Bit length	F	Range	e	R/W
1.	RCUN1	Counter 1(Mainly command position)	32	-2,147,483,648	to	+2,147,483,647	R/W
2.	RCUN2	Counter 2(Mainly mechanical position)	32	-2,147,483,648	to	+2,147,483,647	R/W
3.	RCMP1	Comparison data 1	32	-2,147,483,648	to	+2,147,483,647	R/W
4.	RCMP2	Comparison data 2	32	-2,147,483,648	to	+2,147,483,647	R/W
5.	RCMP3	Comparison data 3 (Only for software limit)	32	-2,147,483,648	to	+2,147,483,647	R/W
6.	RCMP4	Comparison data 4 (Only for software limit)	32	-2,147,483,648	to	+2,147,483,647	R/W
7.	RLTC1	Latch data 1 (Only for counter 1)	32	-2,147,483,648	to	+2,147,483,647	R
8.	RLTC2	Latch data 2 (Only for counter 2)	32	-2,147,483,648	to	+2,147,483,647	R
9.	RLTC3	Latch data 3	32	-2,147,483,648	to	+2,147,483,647	R
10.	RLTC4	Latch data 4	32	-2,147,483,648	to	+2,147,483,647	R

4-4-5-1. RCUN1: Counter 1 register

Register to set and get stauts of Counter 1.

[WRCUN1 : A3h, RRCUN1 : E3h]

31 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1									1													1		_	1
					1																								1	
1		1			1	1				1				1			1											1	1	1
1					1					1																		1		

Setting range: -2,147,483,648 to +2,147,483,647

For details, see "7-10. Counters".

4-4-5-2. RCUN2 : Counter 2 register

Reg	giste	er to	o se	et ar	nd g	get	sta	tus	of (Cou	nte	r 2.											[W	RC	UN	2:	A4h	ı, R	RC	UN;	12 :	E4h]	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

Setting range: -2,147,483,648 to +2,147,483,647

For details, see "7-10. Counters".

4-4-5-3. RCMP1: Comparison data 1 register

					•						Ŭ																					
Sets	and	gets	st	atu	is c	of c	om	pa	ariso	on	dat	ta 1											[W	'RC	MF	P1:	A7I	h, F	RRC	CMF	2 1	: E7h]
3	1 30	29 2	8	27	26	5 25	5 24	4 2	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Settir For d	-	-										17,4	83	,64	7																	
4-4-5-4.	RCN	1P2:	С	on	ıpa	iris	on	d	ata	2 I	reg	jist	er																			
Sets	s and	get	s s	stat	us	of	cor	np	paris	sor	n da	ata	2.									[WF	RCI	ИР2	2 :	A8ł	n, F	RRC	CM	? 2 :	E	8h]
3	1 30	29 2	8	27	26	5 25	5 24	4 2	23 2	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
For 4-4-5-5. Sets	ting r deta RCN s and y for	ils, s IP3: I geta	ee C	e " <u>7</u> on	<mark>r-11</mark> npa	<u>1.C</u> aris	on cor	np d	<mark>arat</mark> ata	<u>tor</u> : 3 I	<u>s</u> ". reg	jist	er	3,64	17							[VV F	RCI	ИР	3 : 1	A9ł	n, F	RRC	CMI	> 3 :	: E	9h]
31 30) 29	28 2	7	26	25	24	23	3 2	22 2	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0]
	ting r deta	-										47	,48	3,64	47																	
	RCN s and y for	get	s s	stat	tus	of	cor	np	paris		-												[\	VR	CMI	> 4 :	AA	.h, I	RR(CMF	۲ 4 :	EAh]

31 30 29 28	27 26 25 24	1 23 22 21	20 19 18 ⁻	17 16 15 ⁻	14 13 12 11	10 9 8	765	4 3 2 1 0

Setting range: -2,147,483,648 to +2,147,483,647 For details, see "<u>7-11. Comparators</u>".

4-4-5-7. RLTC1: Latch data 1 register

4-4-5-7. RLTC1: Latch data 1 register			
Register to obtain latch data 1.	[RRLTC1 : EDh]		
Only for counter 1(RCUN1).			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0		
Data range: -2,147,483,648 to +2,147,483,647			
For details, see "7-10-2. Counter latch and clear".			
4-4-5-8. RLTC2: Latch data 2 register			
Register to obtain latch data 2.	[RRLTC2 : EEh]		
Only for counter 2(RCUN2).			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0		
Data range: -2,147,483,648 to +2,147,483,647			
For details, see "7-10-2. Counter latch and clear".			
4-4-5-9. RLTC3: Latch data 3 register			
Register to obtain latch data 3.	[RRLTC3 : EFh]		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0		
Data range: -2,147,483,648 to +2,147,483,647			
For details, see "7-10-2. Counter latch and clear".			
4-4-5-10. RLTC4: Latch data 4 register			
Register to obtain latch data 4	[RRLTC4 : F0h]		
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4			
	3 2 1 0		

Data range: -2,147,483,648 to +2,147,483,647

For details, see "7-10-2. Counter latch and clear".

4-4-6. Interrupt register

No.	Name	Description	Length	Range	R/W
1.	RIRQ	Sets event interrupt factor	18	-	R/W
2.	REST	Obtain error interrupt factor	11	-	R/W
3.	RIST	Obtain event interrupt factor	20	-	R/W

4-4-6-1. RIRQ: Event interrupt factor setting register

Register to set and obtain the event interrupt setting factor.[WRIRQ : ACh, RRIRQ : ECh]Sets the bit corresponding to the content to generate an event interrupt to "1".

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	IRBY	IREZ	IRSA	IRDR	IRSD	IROL	IRLT	IRC2	IRC1	IRDE	IRDS	IRUE	IRUS	IRNM	IREN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	IRL4	IRL3

Bit	Name	Description
0	IREN	1: If stopped normally, an interrupt is generated.
1	IRNM	1: If the pre-register changes to be enabled to write, an interrupt is generated.
2	IRUS	1: When acceleration starts, an interrupt is generated.
3	IRUE	1: When acceleration is completed, an interrupt is generated.
4	IRDS	1: When deceleration starts, an interrupt is generated.
5	IRDE	1: When deceleration is completed, an interrupt is generated.
6	IRC1	1: When comparator 1 condition is met, an interrupt is generated.
7	IRC2	1: When comparator 2 condition is met, an interrupt is generated.
	IRLT	1: Interrupt is generated by latching the count value with input of a counter latch
8		signal. The target is RLTC1 register or RLTC2 register.
		If "RENV3.LOF1 = 1" and "RENV3.LOF2 = 1", no interrupt is generated.
	IROL	When the origin signal turns ON, an interrupt is generated. (When
9		"RENV3.CU1R = 0" and "RENV3.CU2R = 0", no interrupt is generated. This
5		interrupt can be generated in operation modes other than the origin return
		operation
10	IRSD	When slow-down signal turns ON, an interrupt is generated
10	INGD	This interrupt is also generated by setting "RMD.MSDE = 0".
	IRDR	1: An interrupt is generated if the input to PDRn terminal or MDRn terminal
11		changes. This interrupt is not generated when "PEn = H level".
		This interrupt is also generated in operation modes other than switch control.
12	IRSA	1: An interrupt is generated when it becomes "CSTA = L level".
13	IREZ	1: When stopped during deceleration with "RENV2.ORM = 1", an interrupt is
15	INEL	generated.
14	IRBY	1. When starting, an interrupt is generated.

Bit	Symbol	Description
5	(Reserved)	Always set "0".
16	IRL3	1: If the count value is latched in RLTC3 register, an interrupt is generated.
17	IRL4	1: If the count value is latched in RLTC4 register, an interrupt is generated.
31 to 18	(Reserved)	Always set "0".

4-4-6-2. REST: Error interrupt factory obtaining register

Register to obtain the error interrupt factor.

[WREST : B2h, RREST : F2h]

The corresponding bit will be "1" when an error interrupt occurs.

When "RENV2.MRST=0" is set, all bits are cleared by reading REST register.

When "RENV2.MRST=1" is set, only corresponding bit is cleared by writing "1" to a bit that you want to clear.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	ESMS	ESPS	ESPE	ESEE	ESP O	ESSD	ESEM	ESSP	ESAL	ESML	.ESPL
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit	Symbol	Description					
0	ESPL	1: Stopped by turning end limit signal in positive direction ON.					
1	ESML	: Stopped by turning end limit signal in negative direction ON.					
2	ESAL	: Stopped by turning alarm signal ON or an alarm signal turns ON while stopping.					
3	ESSP	1: Stopped by turning simultaneous stop signal ON.					
4	ESEM	1: Emergency stop signal turns ON, or writing CMEMG (05h) command.					
5	ESSD	1: Stopped by turning slow-down signal ON.					
6	ESPO	1: Stopped by an overflow occurreing in the manual pulser buffer counter.					
7	ESEE	 Stopped by encoder signal input error. An input error occurs if the signals of EAn and EBn terminals change at the same time in 90-degree phase difference mode, or if the signals of EAn and 					
		EBn terminals rise at the same time in 2-pulse mode.					
8	ESPE	 Manual pulser signal input error occurred. An input error occurs when the signals of PAn and PBn terminal rise at the same time. 					
9	ESPS	Stopped by detecting software limit in positive direction. It can be generated when "RENV3.SLM = 10b" and "RENV3.SLM = 11b".					
10	ESMS	Stopped by detecting software limit in negative direction. It can be generated when "RENV3.SLM = 10b" and "RENV3.SLM = 11b".					
31 to 11	(Reserved)	Always "0" is obtained.					

4-4-6-3. RIST register

[WRIST : B3h, RRIST : F3h]

Register to obtain the event interrupt factor

The corresponding bit will be "1" when an error interrupt occurs.

When "RENV2.MRST=0" is set, all bits are cleared by reading RIST register.

When "RENV2.MRST=1" is set, only corresponding bit is cleared by writing "1" to a bit to reset.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I,	SMS	ISPS	ISSA	ISMD	ISPD	ISSD	ISOL	ISLT	ISC2	ISC1	ISDE	ISDS	ISUE	ISUS	ISNM	ISEN
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	• •			20	~ '		20	~ 1	20	~~	21	20	10	10	17	10

Bit	Bit name	Description
0	ISEN	1: When stopped normally.
1	ISNM	1: When writing to pre-register is enabled.
2	ISUS	1: When acceleration starts.
3	ISUE	1: When acceleration is completed.
4	ISDS	1: When deceleration starts.
5	ISDE	1: When deceleration is completed.
6	ISC1	1: When comparator 1 condition is met.
7	ISC2	1: When comparator 2 condition is met.
8	ISLT	1: When the count value is latched by a counter latch signal input.
9	ISOL	1: When the origin signal turns ON.
10	ISSD	1: When the slow-down signal turns ON.
11	ISPD	1: When the input of positive side switch signal is changed.
12	ISMD	1: When the input of negative side switch signal is changed.
13	ISSA	1: When it becomes "CSTA = L level".
14	ISPS	1: Detecting the positive side software limit.
		"Generated only when "RENV3.SLM1=01b".
15	ISMS	1: Detecting the negative side software limit.
		"Generated only when "RENV3.SLM1=01b".
16	ISEZ	1: Stopped during deceleration with "RENV2.ORM = 1".
17	ISBY	1: It started.
18	ISL3	1: The count value is latched in RLTC 3 register.
19	ISL4	1: The count value is latched in RLTC 4 register.
31 to 20	(Reserved)	Always "0" is obtained.

4-4-7. Status indicating register

Register to indicate status.

No.	Name	Description	Length	Range	R/W
1.	RSTS	Obtains extension status	23	-	R

4-4-7-1. RSTS: Obtaining extension status register

Regist	ter to o	btain e	extended	d status	6.								[RRST	S:F1h]
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SINP	SDIN	SLTC	SMDR	SPDR	SEZ	SERC	SPCS	SEMG	SSTP	SSTA	SCSD		C	١D	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	SL4F	SL4C	SL4E	SL3F	SL3C	SL3E	SDIR

Bit	Symbol	Description
3 to 0	CND	Display operation status."1000"b: Waiting for manual pulser"0000"b: While stopping"1000"b: Waiting for manual pulser"0001"b: Waiting for external switch signal.signal input."0010"b: Waiting for simultaneous start signal."1010"b: Feeding at FL constant"0011"b: Waiting for internal synchronous signal"100"b: Feeding at FH constant speed."0100"b: Waiting for other axis to stop."1101"b: Feeding at FH constant speed."0100"b: Waiting for other axis to stop."1101"b: Decelerating"0101"b: Waiting for completion of deviation counter clear signal OFF timer."1100"b: Waiting for input of positioning operation completion."0110"b: Waiting for completion of direction change timerOthers: Controlling start/stop.Note: "Others" status will be changed to other status after inputting CLK signals several times.
4	SCD	1: "CSD = L level".
5	SSTA	1: "CSTA" = L level.
6	SSTP	1: "CSTP" = L level.
7	SEMG	1: "CEMG" = L level.
8	SPCS	1: When "RMD.PCSL = 0", "PCSn = L level". When "RMD.PCSL = 1", "PCSn = H level".
9	SERC	1: When "RMD.ERCL = 0", "ERCn = L level". When "RMD.ERCL = 1", "ERCn = H level".
10	SEZ	1: "EZn = L level".
11	SDRP	1: When "RMD.DRL = 0", "PDRn = L level". When "RMD.DRL = 1", "PDRn = H level".
12	SDRM	1: When "RMD.DRL = 0", "MDRn = L level". When "RMD.DRL = 1", "MDRn = H level".
13	SLTC	1: When "RENV1.LTCL = 0", "LTCn = L level". When "RENV1.LTC= = 1", "LTCn = H level".
14	SDIN	1: When "RMD.SDL = 0", "SDn = L level". When "RMD.SDL = 1", "SDn = H level". The slow-down latch signal can be obtained with SSTS.SSD bit.

Bit	Symbol	Description
15	SINP	1: When "RMD.INPL = 0", "INPn = L level".
15	SINF	When "RMD.INPL = 1", "INPn = H level".
16	SDIR	0: Operation in positive direction.
10	SDIK	1: Operation in negative direction.
		0: The trigger signal for latching RLTC3 register is not monitored.
17	SL3E	1: The trigger signal for latching RLTC3 register is monitored.
		Sets by LTC3E (3Ch) command.
-		0: Not latched with RLTC3 register.
18	SL3C	1: Latched more than once with RLTC3 register.
		Clear by LTC3D (3Eh) command.
19	SL3F	Each time RLTC3 register value is changed, it toggles to change.
19	3L3F	Clear with LTC3D (3Eh) command.
		0: The trigger signal for latching RLTC 4 register is not monitored.
20	SL4E	1: The trigger signal for latching RLTC 4 register is monitored.
		Sets by LTC4E (3Dh) command.
-		0: Not latched with RLTC4 register.
21	SL4C	1: Latched more than once with RLTC4 register.
		Clear by LTC4D (3Fh) command.
22	SL4F	Each time RLTC4 register value is changed, it toggles to change.
22	JL4F	Clear with LTC4D (3Fh) command.
31 to 23	(Reserved)	Always "0" is obtained.

5. Operation Mode

Sets the basic operation mode using the mode selection bit "RMD.MOD" in operation mode setting register.

5-1. Command control

Writing start command starts the operation.

Writing stop command stops the operation.

When the output pulse mode is common pulse mode or 2-pulse mode, the direction signal changes at the time of writing the RMD register.

MOD	Operation mode	Direction of movement
00h	Continuous operation in positive direction.	(+) direction
08h	Continuous operation in negative direction.	(-) direction

5-1-1. Positive direction continuous opertaion mode (MOD : 00h)

The command pulse is continuously output in positive direction according to the setting of speed control registers in this operation mode. This operation mode can be ended by writing stop commands.

Speed controls can be made freely during operation by using target speed override functions and speed change commands.

5-1-2. Negative direction continuous operation mode (MOD : 08h)

The command pulse is continuously output in negative direction according to the setting of speed control registers in this operation mode. This operation mode can be ended by writing stop commands. Speed controls can be done freely during operation by using target speed override functions and speed change commands.

5-2. Positioning operation mode

Writing start command starts the operation.

It stops its operation when it reaches the target position.

MOD	Operation mode	Direction of movement
41h	Incremental operation	Positive direction when PRMV ≥ "0" Negative direction when PRMV < "0"
47h	Timer operation	Positive direction ("DIR terminal= H level"). However, no pulse is output.

5-2-1. Incremental movement operation mode (MOD: 41h)

It is an incremental positioning mode to move to a target value set in RMV (target position) register.

A sign of the RMV register determines feeding direction.

When starting, the RMV register absolute value is loaded into the RPLS register.

The LSI counts down pulses every command pulse output, and when "RPLS=0", the axis stops.

When you set "RMV=0" and start an operation, the axis will stop immediately without outputting any command pulses.

5-2-2. Timer operation mode (MOD: 47h)

This mode allows an operation time to be used as a timer.

The internal effect of this operation is identical to an incremental operation mode; however, no pulse is output. The operation time when using STAFH (51h) command is the product of command pulse output cycle and the RMV register value. (e.g. it becomes 120 ms when the FH speed by the RFH register value and RMG register value is 1000 pps and the RMV register value is 120 pulses). Writes a positive number (1 to 2,147,483,647) into the PRMV register.

Positive side end limit signal, negative side end limit signal, slow-down signal, alarm signal, and software limit will not cause emergency stop.

It stops emergently when simultaneous stop signal or emergency stop signal is input. The direction change timer does not work. The command position counter does not count. Regardless of the input function setting (RMD.MINP) of the positioning completion signal, operation completion delay due to the positioning completion signal does not occur.

Sets the operation completion timing to "RMD.METM = 0" (output pulse cycle completion) in order to reduce the error of operation time. Even with cycle completion, it takes 15 cycles (0.75 μ s) of the longest CLK signal for internal processing from start to stop. Therefore, it may take up to 750 ns longer than the set time.

5-3. Manual pulser operation

It operates in synchronization with the input of manual pulser signals (PAn, PBn).

It can be used when "PEn = L level" and "RENV2.POFF = 0".

Using PEn terminal, you can switch to use one manual pulser for multiple axes.

An input noise filter of PEn terminals can be selected (RENV1.DRF) and an input noise filters can also be selected (RENV2.PINF) for PAn and PBn terminals.


When start command is written, the operation status becomes "RSTS.CND = 1000b". After that, when a manual pulser signal is input to PAn terminal or PBn terminal, command pulses are output from OUTn and DIRn terminals. For start command, use STAFH (51h) command.

The input specification of manual pulser signals can be selected from 4 types with RENV2.PIM bit:


- · 90-degree phase difference signal multiplied by 1
- · 90-degree phase difference signal multiplied by 2
- · 90-degree phase difference signal multiplied by 4
- · 2-pulse signals (positive direction pulses and negative direction pulses)

The followings are examples of the operation timing when 2-pulse mode (RENV1.PMD = 100b) is set for outputs of OUTn and DIRn terminals:


1) When using input multiplied by 1 (1x) of 90-degree phase difference signal (RENV2.PIM = "00"b)




2) When using input multiplied by 2 (2x) of 90-degree phase difference signal (RENV2.PIM = "01"b)



3) When using input multiplied by 4 (4x) of 90-degree phase difference signal (RENV2.PIM = "10"b)



4) When using 2-pulse signal input. (RENV2.PIM = "11"b)



In synchronization with an input of manual pulser signals, internal pulse of FH speed is output with some omission.

Therefore, between input of manual pulser signal and output of command pulse, an error of an internal pulse cycle occurs at the longest.

Be sure to use the maximum input frequency (FP) of manual pulser signal below FH speed.

Maximum input frequency FP < FH speed Input I/F multiplied value

"Input I/F multiplying value" in two-pulse input is "1" the same as "90-degree phase difference 1x".


Input specification of manual pulser signal	Input I/F multiplier
90-degree phase difference 1x	1
90-degree phase difference 2x	2
90-degree phase difference 4x	4
2-pulse signal	1

An error interrupt (REST.ESPO) is generated when input buffer counter (signed 4 bit) overflows at an input frequency of FP or more.

An error interrupt (REST.ESPE) is generated if the signals of PAn terminal and PBn terminal rise at the same time.

Example: When "FH speed = 1000 pps" with 90-degree phase difference 2x input, the input frequency of manual pulser signals is less than 500 Hz.

Remark: If a manual pulser input frequency fluctuates, set the shortest cycle to the above "FP cycle".



Input specification of manual pulser signal (PAn, PBn) <pre><renv2.pim(21, 20)=""></renv2.pim(21,></pre>	[RENV2] (R/W)
00b: 90-degree phase difference, 1x 01b: 90-degree phase difference, 2x	
10b: 90-degree phase difference, 4x11b: 2- pulse mode	- - n n - - - -
Counting direction of manual pulser signal (PAn, PBn) <pre><renv2.pdir (23)=""></renv2.pdir></pre>	[RENV2] (R/W)
0: Forward rotation.	23 16
1: Reverse rotation.	n
Input function of manual pulser signal (PAn, PBn) input <pre><renv2.poff (15)=""></renv2.poff></pre>	[RENV2] (R/W)
0: Enable PA/PB input	
1: Disable PA/PB input.	n
Input errors are not detected.	
Input noise filter (PEn, PDRn, MDRn) <pre><renv1.drf (27)=""></renv1.drf></pre>	[RENV1] (R/W)
0: Recognizes signals with pulse width of 0.1 μ s or longer.	31 24
1: Recognizes signals with pulse width of 54 ms or longer.	n
Input noise filter (PAn, PBn) <a>RENV2.PINF(22)	[RENV2] (R/W)
0: Recognizes signals with pulse width of 0.1 μ s or longer.	23 16
1: Recognizes signals with pulse width of 0.15 μ s or longer.	- n
Obtaining operation status <rsts.cnd (3="" 0)="" to=""></rsts.cnd>	[RSTS] (R)
"1000"b: Waits for manual pulse signal input.	
	n n n n
Obtaining error interrupt factor <rest.espe (8)=""></rest.espe>	[REST] (R/W)
1: A manual pulser signal input error occurs.	15 8
An input error occurs when the signals of PAn and PBn terminals rise at the same time.	
Obtaining error interrupt factor <rest.espo (6)=""></rest.espo>	
1: Stopped due to buffer counter overflow of manual pulser signal.	7 0 - n

The pulsar input mode has the following 2 operation types.

MOD	Operation mode	Direction of movement
01h	Continuous movement	Determined by manual pulser signal input.
51h	Incremental movement	Moves in positive (+) direction when $RMV \ge 0$. Moves in negative (-) direction when $RMV < 0$.

5-3-1. Continuous movement operation mode (MOD: 01h)

It is an operation mode that moves continuously in synchronization with the input of manual pulser signals. The operation mode can be ended by writing STOP (49h) command.

The setting of RENV2.PDIR bit can reverse the direction of operation without changing wirings of PAn and PBn terminals.

Manual pulser signal input specification	PDIR	Feeding direction	Phase A/phase B signal input
90-degree phase difference signal	0	(+) direction(-) direction	When phase A leads phase B. When phase B leads phase A.
1x, 2x, and 4x)	1	(+) direction(-) direction	When phase B leads phase A. When phase A leads phase B.
2-pulse input (+) direction pulse and (-) direction	0	(+) direction(-) direction	Phase A input rising edge. Phase B input rising edge.
pulse	1	(+) direction (-) direction	Phase B input rising edge. Phase A input rising edge.

The LSI stops operation when the EL signal in the current feeding direction is turned ON, but it operates in the opposite direction without writing a re-start command.

When stopped by EL input in the same direction as the operation, no error interrupt will be generated.

5-3-2. Incremental movement operation mode (MOD: 51h)

Incremental movement is performed in synchronization with input of manual pulser signals in this operation mode.

The sign of RMV register will determine the direction of movement.

At startup, the absolute value of RMV register is copied to RPLS register.

A command pulse is output in synchronization with the input of manual pulser signals, and RPLS register counts down. When "RPLS = 0", it stops and ends.

When starting with setting "RMV = 0", it ends without outputting the command pulse.

5-4. Switch operation

It is an operation by inputs from external switches (PDRn and MDRn).

With "PEn = L level", input of external switch signal can be used.

By using PEn terminal, one set of external switches is switched to be used with multiple axes.

The input noise filter for PEn terminal and PDRn, MDRn terminal can be selected (RENV1.DRF).

When a start command is written, the operation status becomes "RSTS.CND = 0001b". After that, when an external switch signal is input to PDRn terminal or MDRn terminal, command pulses are output from OUTn terminal and DIRn terminal.

The external switch input terminals are shared with the manual pulser signal input terminals.

Input the positive of external switch signal to the PDRn terminal and the negative side to the MDRn terminal. The input logic can be changed (RENV1.DRL) by PDRn and MDRn terminals. The external switch signal can generated an event interrupt when the input changes.

The statues of PDRn and MDRn terminals (RSTS.SPDR, RSTS.SMDR) can be read.

Set the input logic of external switch signals (PDRn, MDRn).	<renv1.drl (25)=""></renv1.drl>	[RENV1] (R/W)
		31	24
0: Negative logic			
1: Positive logic			n -
Applying a noise filter (PEn, PDRn, MDRn)	<renv1.drf (27)=""></renv1.drf>	[RENV1]	(R/W)
0: Recognizes signals with pulse width of 0.1 µs or longer.		31	24
1: Recognizes signals with pulse width of 54 ms or longer.		n -	
Setting an event interrupt factor	<rirq.irdr (11)=""></rirq.irdr>	[RIRQ]	(R/W)
1: An interrupt is generated if the input to the PDRn terminal or ME	ORn terminal changes. This	15	8
interrupt also occurs in operation modes other than switch cont	trol.	0 n -	
Obtaining an event interrupt factor < RIST.ISMD (12	2) and RIST.ISPD (11)>	[RIST]	(R/W)
ISMD = "1": When the MDRn terminal input changes.		15	8
ISPD = "1": When the PDRn terminal input changes.		00-nn-	
Obtaining operation status	<rsts.cnd (3="" 0)="" to=""></rsts.cnd>	[RSTS]	(R)
"0001"b : Waiting for external signal inputs		7	0
		n n	n n
Obtaining the status of PDRn and MDRn terminals <rsts.smdr(< td=""><td>12) and RSTS.SPDR(11)></td><td>[RSTS]</td><td>(R)</td></rsts.smdr(<>	12) and RSTS.SPDR(11)>	[RSTS]	(R)
SMDR = "1": MDRn terminal is ON		15	8
SPDR = "1": PDRn terminal is ON		n n -	

Remark: After starting, operation mode will not be terminated even if an alarm signal turns ON before operating with input of external switch signals. Because an error interrupt can occur, write STOP (49h) command and exit the operation mode.

 MOD
 Operation mode
 Direction of movement

 02h
 Continuous movement
 Determined by external switch signal input.

 56h
 Incremental movement
 Determined by external switch signal input.

The external switch operation mode has the following two operations

5-4-1. Continuous movement operation mode (MOD: 02h)

It is an operation mode that continuously moves while the external switch signal is ON. The operation mode can be terminated by writing STOP (49h) command.

The direction of movement is the positive direction when PDRn terminal is ON and the negative direction when MDRn terminal is ON. Although it stops when the end limit signal in the operating direction is ON, it operates in the reverse direction without re-writing the start command. When the end limit signal in the operating direction is ON and stopped, no error interrupt is generated.

In the case of STAD (52h) command or STAUD (53h) command, it decelerates and stops when the external switch signal is OFF.

When the external switch signal in the reverse direction turns ON while the external switch signal is OFF and decelerating, it can operate in the reverse direction after decelerating and stopping.

[Setting procedures]

1. Sets environment setting registers.

Sets the operation mode of switch control continuous movement (PRMD.MOD = 02h).

- 2. Sets speed control registers.
- 3. Writes STAFL (50h), STAFH (51h), STAD (52h) or STAUD (53h) commands.
- 4. Waits for input of external switch signal (RSTS.CND = 0001b).
- 5. Inputs "PE=L level.

When the external switch signal is turned on in this state, it operates at the speed pattern of start command to the specified direction.

5-4-2. Incremental movement operation mode (MOD: 56h)

It is an operation mode that performs an incremental movement with the change of external switch signal from OFF to ON. The operation mode can be terminated by writing STOP (49h) command.

As for the direction of movement, it moves in positive direction if the switch signal on the positive side is ON, while it moves in negative direction if the switch signal on the negative side is ON.

Although the operation stops when the end limit signal in the direction of motion is ON, it can operate in the reverse direction without re-writing the start command. When the end limit signal in the direction of operation is ON and the operation stops, no error interrupt occurs.

While stopping, the absolute value of RMV register is copied to RPLS register when the external switch signal is changed from OFF to ON. After that, the command pulse starts to be output, and RPLS register starts to count down. Even if the external switch signal repeats OFF or ON during operation, it ignores the input and stops when "RPLS = 0". You can continue to operate without re-writing the start command.

When "RMV = 0", pulses are not output by input of external switch signal, but the direction signal changes.

5-5. Origin return operation

An operation starts by writing the start command.

It stops its operation by inputting origin signal or encoder Z-phase signal, and ends the operation.

Depending on the operation method, origin position operation uses origin signals or encoder Z-phase signals. Input logic (RENV1.ORGL) and input noise filter (RENV1.FLTR) can be set for ORGn terminal that the origin signal is input. The status of ORGn terminal (SSTS.SORG) can also be read.

EZn terminal, that you input encoder Z-phase signal, you can set the input specifications (RENV2.EZL), specified number of times (RENV2.EZD) and input noise filter (RENV2.EINF).

The state of the EZn pin (RSTS.SEZ) can also be read

In addition to latching and clearing the counter (RENV 3) at the completion of an origin return operation, the deviation counter clear signal output (RENV 1. EROR) can be set.

For details on counter latches and clears, see "7-10-2. Counter latch and clear (=reset) (LTCn)".

For details on the output of deviation counter clear signal, see "7-5-2. Deviation counter clear signal (ERCn)".

Select input logic of the ORG signal	<renv1.orgl (bit="" 7)=""></renv1.orgl>	[RENV1] (R/V	V)
0: Negative logic.		7	0
1: Positive logic.		n	-
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEN	/IG) <renv1.fltr (26)=""></renv1.fltr>	[RENV1] (R/V	V)
0: Recognizes signals with pulse width of 0.1 μ s or longer.		31 2	24
1: Recognizes signals whose pulse width is equal to or large	er than the set value with	n -	-
RENV1.FTM bit.			_
Input noise filter characteristics (PELn, MELn, SDn, ORGn, A	LMn, INPn, CEMG)	[RENV2] (WRI	TE)
	<renv2.einf (21,="" 20)<="" td=""><td>23</td><td>16</td></renv2.einf>	23	16
Select the input noise filter characteristic of "RENV1.FLTR =	= 1".	n -	-
$00b: \ 3.2 \ \mu s 01b: 25 \ \mu s 10b: 200 \ \mu s 11b: 1.6 \ ms$			
Reading ORG signal	<ssts.sorg (bit<="" td=""><td>[SSTS] (R)</td><td>1</td></ssts.sorg>	[SSTS] (R)	1
0: ORGn terminal is OFF.		15	8
1: ORGn terminal is ON.		- n	-
Encoder Z-phase signal in origin return operations.	<renv2.orm (bit="" 29)=""></renv2.orm>	[RENV2] (R/	/W)
0: Do not use encoder Z-phase signal.		31	24
1: Use encoder Z-phase signal.		n	-
Input specification of encoder Z-phase signal.	<renv2.ezl(28)></renv2.ezl(28)>	[RENV2] (R/	/W)
0: Falling edge.		31	24
1: Rising edge		n	-
Input noise filter (EAn, EBn, EZn)	<renv2.einf (18)=""></renv2.einf>	[RENV2] (R/V	V)
0: Recognizes signals with pulse width of 0.1 μ s or longer.		23	16
1: Recognizes signals with pulse width of 0.15 μ s or longer.		n -	-

Set encoder Z-phase counting times	<renv2.ezl (27="" 24)="" to=""></renv2.ezl>	[RENV2]	(R/W)
The setting range is 0000b (first) to 1111b (16th).		31	24
		n	n n n
Read encoder Z-phase counter		[RSPD]	(R)
Input count value of encoder Z-phase signalused for origin ret	urn operation can be read.	23	16
It is a down counter and shows a RENV2.EZD bit value when	axis is stopping.	0 0 0 0 n	n n n
Status of EZn terminal	<rsts.sez(10)></rsts.sez(10)>	[RSTS]	(R)
1 : When "RENV2.EZL = 0", "EZn = L level.		15	8
When "RENV2.EZL = 1", "EZn = H level.			n

Origin return operation has 16 types by combination of RMD.MOD bit, RENV2.ORM bit and start command.

When the output pulse mode is the common pulse mode or 2 pulse mode, the direction signal changes at the time of writing RMD register.

MOD	ORM	COMB0	Operation description				
			1. Constant speed operation at FL speed in the positive direction.				
		50h	2. Operation stops when origin signal turns from OFF to ON.				
		51h	1. Constant speed operation at FH speed in the positive direction.				
		DILC	2. Operation stops when origin signal turns from OFF to ON.				
			1. Constant speed operation at FH speed in the positive direction.				
			Deceleration starts when origin signal turns from OFF to ON.				
	0	52h	When slow-down signal is ON and deceleration has been completed to FL				
	Ū.		speed, the operation stops.				
			3. When deceleration to FL speed is completed, operation stops.				
			1. Accelerates from FL speed to FH speed in the positive direction.				
		50h	2. Deceleration starts when origin signal turns from OFF to ON.				
		53h	When slow-down signal is ON and deceleration has been completed to FL				
			speed, the operation stops.When deceleration to FL speed is completed, operation stops.				
			1. Constant speed operation at FL speed in the positive direction.				
		50h	 After the origin signal turns from OFF to ON, the operation stops at the input 				
		5011	of the specified number of encoder Z-phase signals.				
			 Constant speed operation at FH speed in the positive direction. 				
10h		51h	After the origin signal turns from OFF to ON, the operation stops at the input				
			of the specified number of encoder Z-phase signals.				
			1. Constant speed operation at FH speed in the positive direction.				
			2. Deceleration starts when origin signal turns from OFF to ON.				
			When slow-down signal is ON and deceleration has been completed to FL				
	1	1	1	1	1	52h	speed, the constant speed operation will continue at FL speed.
						1	1
			input.				
			At this time, even if deceleration to FL speed has not been completed, it				
		FOL	stops immediately.				
		53h	1. Starts to accelerate from FL to FH speed in the positive direction.				
					2. Starts to decelerate when origin input changes from OFF to ON.		
			When slow-down signal is ON and deceleration has been completed to FL speed, the constant speed operation will continue at the FL speed.				
			3. Operation stops when the specified number of encoder Z-phase signals is				
			input.				
			At this time, even if deceleration to FL speed has not been completed, it				
					stops immediately.		

		50h	1. Constant speed operation at FL speed in the negative direction.
			2. Operation stops when the origin signal turns from OFF to ON.
		51h	1. Constant speed operation at FL speed in the negative direction.
			2. Operation stops when the origin signal turns from OFF to ON.
		52h	1. Constant speed operation at the FH speed in the negative direction.
			2. Deceleration starts when the origin signal turns from OFF to ON.
			When slow-down signal is ON and deceleration has been completed to the
	0		FL speed, the operation stops.
			3. When deceleration to FL speed is completed, the operation stops.
		53h	1. Accelerate from FL speed to FH speed in the negative direction.
			2. Deceleration starts when the origin signal turns from OFF to ON.
			When slow-down signal is ON and deceleration has been completed to the
			FLspeed, the operation stops.
			3. When deceleration to FL speed is completed, the operation stops.
			1. Constant speed operation at FL speed in the negative direction.
		50h	2. Operation stops with the input of the specified number of encoder Z-phase
18h			signals after origin signal turns from OFF to ON.
			1. Constant speed operation at FH speed in the negative direction.
		51h	2. Operation stops with the input of the specified number of encoder Z-phase
			signals after origin signal turns from OFF to ON.
			1. Constant speed operation at FH speed in the negative direction.
			2. Deceleration starts when origin signal turns from OFF to ON.
			When slow-down signal is ON and deceleration has been completed to FL
	1	52h	Speed, the constant speed operation will continue at FL speed.
			3. Operation stops when the specified number of encoder Z-phase signals is
			input. At this time, even if deceleration to FL speed has not been completed,
			ooperation stops immediately.
			1. Accelerate from FL speed to FH speed in the negative direction.
			2. Deceleration starts when origin signal turns from OFF to ON.
		COL	When the slow-down signal is ON and deceleration has been completed to
		53h	the FL speed, the constant speed operation will continue at FL speed.
			3. Operation stops when the specified number of encoder Z-phase signals is
			input. At this time, even if deceleration to FL speed has not been completed,
			operation stops immediately.

5-5-1. Origin return operation 0 (RENV2.ORM = 0)

An operation mode to perform origin return operations without using encoder Z- phase signal. An example operation in the operation mode of positive direction origin return (RMD.MOD = 10h) is shown as follows:

- \triangle : Timing to output ON signal from ERCn terminal when "RENV1.EROR = 1" and the operation is completed.
- ▲: Timing to output ON signal from ERCn terminal when "RENV1.EROE = 1" and stopped by error. It is not output at FL speed.
- ↑: Timing to latch COUNTER 1 with "RENV3.CU1R=1" or to latch COUNTER 2 with "RENV3.CU2R=1".


5-5-1-1. STAFH(51h) command

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at the origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1", are set, Counter 2 can be cleared at the origin position.



5-5-1-2. STAFH(51h) command


When the operation is completed, the origin position has already been passed. However, the counter value will be reliable.

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position.



5-5-1-3. STAUD(53h) command, Deceleration shop (RENV1.ELM=1)

When the operation is completed, the orign position has already been passed. However the counter value will be reliable.

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop. It is not output when it reaches FL speed.


When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position.

5-5-1-4. STAUD(53h) command, Deceleration stop(RENV1.ELM = 1), Deceleration (RENV1.SDM = 0), No SD latch(RENV1.SDLT = 0)

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation. When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop. It is not output when it reaches FL speed.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position. By setting "RENV3.CU2R = 1" and "RENV3.CU2L = 1", Counter 2 can be cleared at origin position.



5-5-2. Origin return operation 1 (RENV2. ORM = 1)

An operation mode to perform origin return operations with encoder Z- phase signal.

An example operation of two times EZ count (RENV2.EZD = 0001b) in the operation mode of positive

direction origin return (RMD.MOD = 10h) is shown as follows:

- \triangle : Timing to output ON signal from ERCn terminal when "RENV1.EROR = 1" and the operation is completed.
- ▲: Timing to output ON signal from ERCn terminal when "RENV1.EROE = 1" and stopped by error. It is not output at FL speed.
- \uparrow : Timing to latch COUNTER 1 with "RENV3.CU1R=1" or to latch COUNTER 2 with "RENV3.CU2R=1".


5-5-2-1. STAFH(51h) command

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop. It is not output when it reaches FL speed.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position.



5-5-2-2. STAUD(53h) command, Immediate stop (RENV1.ELM=0)


When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation. EZ count stops when the operation is completed.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position.

When EZ count is stopped during deceleration, an event interrupt factor (RIST.ISEZ) can be generated.



5-5-2-3. STAUD(53h) command, Deceleration stop (RENV1.ELM=1)


When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation. EZ count stops when operation is completed.

When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop. It is not output when it reaches FL speed.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position.

When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position.

An event interrupt factor (RIST.ISEZ) can be generated when EZ count stops during deceleration by an origin signal.




5-5-2-4. STAUD(53h) command, Deceleration stop(RENV1.ELM = 1), Deceleration (RENV1.SDM = 0), No SD latch(RENV1.SDLT = 0)

When "RENV1.EROR = 1" is set, ON can be output from ERCn terminal at the completion of operation. EZ count stops when operation is completed.


When "RENV1.EROE = 1" is set, ON can be output from ERCn terminal at error stop. It is not output when it reaches FL speed.

When "RENV3.CU1R = 1" and "RENV3.CU1L = 1" are set, Counter 1 can be cleared at origin position. When "RENV3.CU2R = 1" and "RENV3.CU2L = 1" are set, Counter 2 can be cleared at origin position. An event interrupt factor (RIST.ISEZ) can be generated when EZ count stops during deceleration by slow-down signal.



Remark: EZ count value can be read with RSPD.EZC. The default value of RSPD.EZC is the set value of RENV2.EZD.

After origin signal turns ON, RSPD.EZC stops when encoder Z-phase signal counts down and returns the set value to RENV2.EZD following "0".




5-6. Linear interpolation operation mode

Linear interpolation operation is performed on multiple axes in synchronization with the interpolation axis that has the largest feeding amount.

The linear interpolation circuit performs an interpolation between the dummy axis on each axis and its own-axis . Set the interpolation axis data with the largest feeding amount on all dummy axes, and perform linear interpolations on all axes indirectly.

The interpolation axis operates independently, so it is necessary to start, decelerate, and stop abnormally at the same time by an external signal. Therefore, when used with a single LSI, pull-up (5 k to 10 k Ω) CSD, CSTA and CSTP terminals to VDD (3.3 V). When using multiple LSIs, connect CSD, CSTA, and CSTP terminals as shown below.



For more detail, see "7-6. Simultaneous start" and "7-8. Simultaneous stop". U

Axes that are not involved in interpolation operations can operate independently. For example, the PCL6145 can command control U-axis during linear interpolation control of X, Y, and Z axes.

MOD	Operation mode	Operation direction
62h	Continuous movement	Positive direction when RMV≧0 Negative direction when RMV<0
63h	Incremental movement	Positive direction when RMV≧0 Negative directing when RMV<0

5-6-1. Continuous operation mode (MOD:62h)

An operation mode that continuously moves in accordance with the ratio of feeding amount set to the interpolation axis.

The operation mode can be terminated by writing stop commands.

(Setting procedures)

- 1. Set "PRMD.MCDE = 1" and "PRMD.MCDO = 1" for all interpolation axes. Simultaneous slow-down can be performed when STAD (52h) command or STAUD (53h) command is used.
- 2. Set "PRMD.MSPE = 1" and "PRMD.MSPO = 1" for all interpolation axes. When any interpolation axis stops by error, all interpolation axes can be stopped at the same time.
- Set the feeding amount with a sign in PRMV register for each interpolation axis. At this time, the sign specifies the direction of motion.
- Set the PRMV register absolute value of the axis whose feeding amount is the largest to the PRIP register of each axis.
- Set the speed control registers (PRFL, PRFH, PRUR, PRDR, PRMG, PRDP, PRUS, PRDS) of the axes with the largest feeding amount to each axis. To set the synthesized speed, calculate the speed factor of the axis whose feeding amount is largest and set it to each axis. For example, if the synthesized speed of two orthogonal axes is 5000 pps, the velocity component will be 4000 pps and 3000 pps. Therefore, 4000 pps is set as the register value of each speed control register, and 4 and 3 are set as the ratio (PRMV).
- 6. When performing interpolations with a single LSI, you can specify the interpolation axis with the axis selection code when writing the start command. All interpolation axes start simultaneously.

When performing interpolations with multiple LSIs, set simultaneous start signal input wait (PRMD.MSY = 01b) on all interpolation axes.

Writing start command to all interpolation axes and waiting for simultaneous start signal input (RSTS.CND = 0010b).

If you write CMSTA (06h) command to any axis, all interpolation axes start simultaneously.

7. When performing interpolations with a single LSI, you can specify the interpolation axis with axis selection code. All interpolation axes stop simultaneously.

When performing interpolations with multiple LSIs, write CMSTP (07h) command to any axis. All axes stop simultaneously.

An error interrupt occurs when simultaneous stop signal turns ON, so clear it.


If "RENV2.CSPO = 1" is set, simultaneous stop signal can also be turned ON with the STOP (49h) command.

[Setting example]

With PCL 6145, if STAFH (0751h) command is written per the following setting, the command pulse is output as shown in [Operation example].

Setting target	X-axis	Y-axis	Z-axis	Explanation
PRMD.MOD	63h	63h	63h	Selects the operation mode of linear interpolation continuous operation.
PRMD.MSPE	1	1	1	Simultaneously stops by writing CMSTP (07h) command or inputting simultaneous stop signal.
PRMD.MSPO	1	1	1	A simultaneous stop signal is output at error stop.
PRMD.MSY	00b	00b	00b	Starts without waiting for simultaneous start signal input after writing the Start command. When "PRMD.MSY = 01b" is set, the simultaneous start signal input wait state is entered. In this case, it starts by writing CMSTA (06h) command or inputting simultaneous start signal.
PRMD.MCDE	1	1	1	Decelerates simultaneously by inputting simultaneous slow-down signal.
PRMD.MCDO	1	1	1	Outputs simultaneous slow-down signal while decelerating.
PRMV	5h	Ah	2h	Sets feeding amount (ratio).
PRIP	Ah	Ah	Ah	Sets feeding amount of the interpolation axis (Y-axis in this case) with the largest feeding amount.
PRFL	1000	1000	1000	Sets FL speed of the interpolation axis (Y-axis in this case) with the largest feeding amount. In case of FH constant speed start, it can be the same as FH speed.
PRFH	1000	1000	1000	Sets the FH speed of the interpolation axis with the largest feeding amount (Y-axis in this case).
PRMG	4AFh	4AFh	4AFh	Sets the speed magnification of the interpolation axis with the largest feeding amount (Y-axis in this case).


[Operation example]



If the Y-axis is 1 (1000 pps), a linear interpolation operation is performed at a speed of 1/2 (500 pps) on the X-axis and 1/5 (200 pps) on the Z-axis.

[Precision of linear interpolation]

A linear interpolation is executed from the current coordinates to the end coordinates. The figure on the right shows an example straight line up to the end point coordinates 10 and 4. The positional accuracy against the designated straight line during linear interpolation is ± 0.5 LSB within the entire interpolation range. The LSB is the minimum movement unit of RMV register value, and is the interval between the squares in the right figure. It corresponds to the resolution of mechanical systems.



Remarks:

- 1. When acceleration/deceleration is performed using STAUD (53h) command, there are several restrictions as follows:
 - (1) You need to set the same value for slow-down point setting method (PRMD.MSDP) and triangle drive elimination (PRMD.MADJ) with all interpolation axes.
 - (2) When selecting "PRMD.MSDP = 1" (manual setting) for slow-down point setting method, set the same value as the PRDP register value of the interpolation axis with the largest feeding amount.
- 2. For the interpolation axis set to "PRMD.MSPO = 1", the simultaneous stop signal turns ON at an error stop.

If all the CSTP terminals are connected by pull-up connection, the interpolation axis set to "PRMD.MSPE = 1"also stops at the same time.

It is possible to specify the interpolation axis that stopped by error if you check the occurance of an error interrupt factor of "REST.ESSP = 1".

Please see "<u>7-8. Simultaneous stop</u>" for details.

3. For the interpolation axis set with "PRMD.MCDO = 1" and "PRMD.MSDE = 1", simultaneous slow-down signal is ON when slow-down signal is ON.

If all the CSD terminals are connected by pull-up connection, the interpolation axis set to "PRMD.MCDE = 1" will also decelerate at the same time.

For details, please refer to "7-7. Simultaneous deceleration".

4. By using pre-register, continuous interpolations can be performed by changing single axis operation or interpolation axis after an linear interpolation using pre register. For example, you can perform U-axis single operation after linear interpolation between X and Y axes, or continue linear interpolation between X and Z axes right after linear interpolation between X and Y axes. For details, see "<u>7-12-1. Start triggered by another axis stopping</u>".

5-6-2. Incremental movement operation mode (MOD : 63h)

An operation mode to perform an incremental movement with the ratio of the feeding amount set to the interpolation axis.

The setting procedure, etc. is the same as the operation mode of continuous movement (MOD: 62h).

6. Speed patterns

6-1. Speed pattern list

Speed pattern	Continuous positioning operation mode Incremental positioning operation mode
FL constant speed	1) Write STAFL (50h) command. 1) Write STAFL (50h) command.
operation f	 2) Stop by writing STOP (49h) command or SDSTP (4Ah) command. 2) Stop feeding when positioning is complete (RPLS = "0"), or by writing STOP (49h) command or SDSTP (4Ah) command.
FLt	*FL constant speed operation will not perform acceleration/deceleration operations by signal input to PELn, MELn, SDn, ALMn, CSTPn, ORGn, PDRn, MDRr terminals.
FH constant speed operation	 Write STAFH (51h) command. Write STAFH (51h) command. Stop by writing STOP (49h) command. Stop by writing STOP (49h) command.
FL 1) 2)	When SDSTP (4Ah) command is written, it will decelerate and stop. FH constant speed operation does not perform acceleration/deceleration operation by signal input to PELn, MELn, SDn, ALMn, CSTPn, ORGn, PDRn, and MDRr terminals.
High speed operation 1)	1)Write STAD (52h) command. 1) Write STAD (52h) command.
FH	 2) Start decelerate and stop by writing 2) Start decelerate and stop when a slow-down point is reached or by writing SDSTP (4Ah) command.
FLt	Stop immediately when writing STOP * Immediately stops by writing "RPLS = 0 (positioning complete) or STOP (49h) command. (49h) command. (positioning complete) or STOP (49h) command. Automatic setting of slow-down point cannot be used. Use "RMD.MSDP = 1" and set the appropriate value in RDP register. If "RDP = 0", deceleration is not performed, and immediately stops at "RPLS = 0" (positioning completes).
	* The speed pattern of High-speed operation 1 is accelerated/decelerated by signal input to PELn, MELn, SDn, ALMn, CSTPn, ORGn, PDRn, MDRn terminals.
High speed operation 2)	 Write STAUD (53h) command. Start deceleration stop by writing SDSTP (4Ah) command. Start deceleration stop when a slow-down point is reached or by writing
FLt	SDSTP (4Ah) command. When STOP (49h) command is written, the LSI immediately stops operation. * Immediately stops operation. * Immediately stops operation. * Immediately stops operation. * Immediately stops operation.
	The speed pattern of High-speed operation 2 is accelerated/decelerated by signa input to PELn, MELn, SDn, ALMn, CSTPn, ORGn, PDRn, MDRn terminals.


6-2. Speed pattern settings

Speed pattern is specified by using pre-registers shown in the table below.

No.	Name	Description	Length	Setting range			R/W
1.	RMV (PRMV)	Feeding amount	32	-2,147,483,648 (80000000h)		+2,147,483,647 (7FFFFFFh)	R/W
2.	RFL (PRFL)	FL speed setting	14	1	to	16,383 (3FFFh)	R/W
3.	RFH (PRFH)	FH speed setting	14	1	to	16,383 (3FFFh)	R/W
4.	RUR (PRUR)	Acceleration rate setting	16	1	to	65,535 (FFFFh)	R/W
5.	RDR (PRDR)	Deceleration rate setting	16	0	to	65,535 (FFFFh)	R/W
6.	RMG (PRMG)	Speed magnification rate setting	12	1	to	4,095 (FFFh)	R/W
7.	RDP (PRDP)	Slow-down point setting	24	-8,388,608 (800000h)	to	+8,388,607 (7FFFFFh)	R/W
				0	to	16,777,215 (FFFFFFh)	
8.	RUS (PRUS)	S-curve acceleration range	13	0	to	8,191 (1FFFh)	R/W
9.	RDS (PRDS)	S-curve deceleration range	13	0	to	8,191 (1FFFh)	R/W

Note: When RDR ="0", the deceleration rate will be the value set in RUR register.

[Register setting data used for acceleration and deceleration]



Note: The time such as acceleration/deceleration calculated by the calculation formula which will be described later is an approximate value at the time of normal stop in continuous positioning operation mode.

Approximate error is less than 1%. In incremental positioning operation mode, the error may be 1% or more.

6-2-1. Speed control register calculations

6-2-1-1. RFL(PRFL) : FL speed setting register

Sets the speed steps to find operation speed of FL constant speed start operation, starting or stopping speed of high speed start 1 and 2 operations.

FL speed is the calculated value with RMG register.

Calculate the relationship between FL speed and RFL register by the following formula.

 $\mathsf{FL} \text{ speed [pps]=RFLx} \frac{\mathsf{Reference clock frequency [Hz]}}{(\mathsf{RMG}+1) \times 16384} \qquad \qquad \mathsf{RFL=FL speed [pps]x} \frac{(\mathsf{RMG+1}) \times 16384}{\mathsf{Reference clock frequency [Hz]}}$

6-2-1-2. RFL(PRFH) : FH speed setting register

Sets the speed steps to find operation speed of FH constant speed start operation, operation speeds of high speed start 1 and 2 operations.

For high-speed start 1 and 2 operations, set a larger value than of RFL register

FL speed is a calculated value with RMG register.

Calculate the relationship between FL speed and RFL register by the following formula.

 $\mathsf{FH} \mathsf{speed} [\mathsf{pps}] = \mathsf{RFH} \times \frac{\mathsf{Reference} \operatorname{clock} \operatorname{frequency} [\mathsf{Hz}]}{(\mathsf{RMG+1}) \times 16384} \qquad \qquad \mathsf{RFH} = \mathsf{FH} \operatorname{speed} [\mathsf{pps}] \times \frac{(\mathsf{RMG+1}) \times 16384}{\mathsf{Reference} \operatorname{clock} \operatorname{frequency} [\mathsf{Hz}]}$

6-2-1-3. RUR(PRUR) : Acceleration rate setting register

Sets the acceleration characteristics of high speed start 2 operation.

Calculate the relationship between acceleration time and RUR register by the following formula.

1. Linear acceleration (RMD.MSMD = 0)

Acceleration time[s] = $\frac{(RFH - RFL) \times (RUR+1) \times 2}{\text{Reference clock frequency[Hz]}}$ RUR= $\frac{\text{Reference clock frequency[Hz]} \times \text{Acceleration time[s]}}{(RFH - RFL) \times 2} - 1$

2. Complete S-curve acceleration with no linear range (RMD.MSMD = 1, RUS = 0)

Acceleration time[s] = $\frac{(RFH - RFL) \times (RUR+1) \times 4}{\text{Reference clock frequency[Hz]}}$ RUR= $\frac{\text{Reference clock frequency[Hz]} \times \text{Acceleration time[s]}}{(RFH - RFL) \times 4} - 1$

3. Partial S-curve acceleration with linear range (RMD.MSMD = 1, RUS> 0)

 $Acceleration time[s] = \frac{(RFH - RFL + 2 \times RUS) \times (RUR + 1) \times 2}{Reference clock frequency[Hz]} \qquad RUR = \frac{Reference clock frequency[Hz] \times Acceleration time[s]}{(RFH - RFL + 2 \times RUS) \times 2}$

6-2-1-4. RDR(PRDR) : Deceleration rate setting register

Set the deceleration characteristics of high-speed start 2.

To select "RMD.MSDP = 0" (auto setting) for the slow-down point, set it the same as RUR register or set it to "0".

When "RDR = 0" is set, the deceleration rate is shared with the RUR register.

Calculate the relationship between deceleration time and RDR register using the following formula.

1. Linear deceleration (RMD.MSMD = 0)

Deceleration time $[s] = \frac{(RFH - RFL) \times (RDR + 1) \times 2}{\text{Reference clock frequency [Hz]}}$ RDR = $\frac{\text{Reference clock frequency [Hz]} \times \text{Deceleration time [s]}}{(RFH - RFL) \times 2} - 1$

2. Complete S-curve deceleration with no linear range ("RMD.MSMD = 1", "RDS = 0")

 $Deceleration time [s] = \frac{(RFH - RFL) \times (RDR+1) \times 4}{Reference clock frequency [Hz]} \qquad RDR = \frac{Reference clock frequency [Hz] \times Deceleration time [s]}{(RFH - RFL) \times 4} - 1$

3. Partial S-curve deceleration with linear range ("RMD.MSMD = 1", "RUS> 0")

 $Deceleration time [s] = \frac{(RFH - RFL + 2 \times RDS) \times (RDR + 1) \times 2}{Reference clock frequency [Hz]} \quad RDR = \frac{Reference clock frequency [Hz] \times Deceleration time [s]}{(RFH - RFL + 2 \times RDS) \times 2} - 1$

6-2-1-5. RMG(PRMG) : Speed magnification setting register

Set the relationship between deceleration steps and speed.

The higher the magnification, the coarser the set speed interval.

Be sure to use low magnification rate that falls within the output speed range.

Calculate the relationship between speed ratio and RMG register using the following formula.

Magnification[Times]=	Reference clock frequency [Hz]	$RMG = \frac{Reference clock frequency [Hz]}{RMG} - 1$
	(RMG+1)×16384	Magnification[Times]×16384

Setting	Magnification rate	Output speed range[pps]	Setting	Magnification rate	Output speed range [pps]
3999 (0F9Fh)	0.3	0.3 to 4,914.9	59 (003Bh)	20	20 to 327,660
2399 (095Fh)	0.5	0.5 to 8,191.5	23 (0017h)	50	50 to 819,150
1199 (04AFh)	1	1 to 16.383	11 (000Bh)	100	100 to 1,638,300
599 (0257h)	2	2 to 32,766	5 (0005h)	200	200 to 3,276,600
239 (00EFh)	5	5 to 81,915	2 (0002h)	400	400 to 6,553,200
119 (0077h)	10	10 to 163,830	1 (0001h)	600	600 to 9,829,800

The maximum speed of this LSI can be output when the reference clock is 30 MHz, PRMG="1", and PRFH = "16383".

At the time, the multiplication rate is 915.527x and the LSI outputs 14.999 Mpps.

6-2-1-6. RDP(PRDP) : Slow-down point setting register

Sets slow-down point (deceleration start position).

The meaning of RDP register differs depending on the slow-down point setting method (RMD.MSDP).

<Automatic slow-down point setting (RMD.MSDP =0) >

Sets the offset of automatic slow-down point setting.

When the offset is a positive number, deceleration starts earlier, and it stops after operating at FL speed following completion of deceleration.

On the contrary, when it is a negative number, deceleration start is delayed and stops before reaching the FL speed.

Set "0" when offset is not necessary.

<Manual slow-down point setting (RMD.MSDP=1)>

Set the slow-down point directly.

Note: To obtain the value of slow-down point manual setting, the value of operation speed is necessary. If the feeding amount is small, and deceleration is required during acceleration, or the operation speed is automatically corrected with the setting of "RMD.MADJ = 0" (Triangle drive elimination), the value of slow-down point manual setting cannot be calculated. If slow-down point setting method is "RMD.MSDP = 1" (manual setting), set to "RMD.MADJ = 1" (No triangle drive elimination). For the following calculations, use the operation speed after manual FH correction calculation.

See "<u>6-3. Manual FH correction calculation</u>" for details on calculation of operating speed which does not become triangular drive.

The optimum value of the slow-down point is calculated as follows.

1) Linear deceleration (RMD.MSMD="0") RDP [pulses]= $\frac{(PRFH^2 - PRFL^2) \times (RDR + 1)}{(RMG + 1) \times 16384}$

- 2) Complete S-curve deceleration without a linear range ("RMD.MSMD=1" and "RDS =0") RDP [pulses] = $\frac{(RFH^2 - RFL^2) \times (RDR + 1) \times 2}{(RMG + 1) \times 16384}$
- 3) Partial S-curve deceleration with linear range (RMD.MSMD="1" and RDS >"0") RDP [pulses] = (RFH + RFL) x (RFH - RFL + 2 x RDS) x (RDR + 1) (RMG + 1) x 16384

If it is larger than the optimum value, deceleration starts earlier and stops after operating at FL speed after completing deceleration.

On the other hand, if it is less than the optimum value, the deceleration start is delayed and stops before reaching FL speed.

6-2-1-7. RUS(PRUS) : Acceleration S-curve range setting register

Sets S-curve acceleration range in S-curve acceleration/deceleration operation. The range of S-curve acceleration range section Ssu is the calculated value with RMG register. The relationship between Ssu and RUS register is calculated by the following formula.

S_{SU}[pps]=RUS× Reference clock frequency [Hz] (RMG+1)×16384 RUS=S_{SU}[pps]× (RMG+1)×16384 Reference clock frequency [Hz]

From FL speed to "FL speed + Ssu" and "FH speed - Ssu" to FH speed become partial S-curve acceleration operation, the middle range becomes linear acceleration operation. If the S-curve acceleration range is very short, such as setting S-curve acceleration section (S_{SU}) to 1 pps or less, it will apparently be linear acceleration. When "0" is set, it becomes complete S-curve acceleration operation with no linear accelerating range using $\frac{\text{RFH}-\text{RFL}}{2}$.

6-2-1-8. RDS(PRDS) : Deceleration S-curve range setting register.

Sets S-curve deceleration range in S-curve acceleration/deceleration operation. The range of S-curve deceleration range section SsD is the calculated value with RMG register. The relationship between SsD and RDS register is calculated by the following formula.

 $S_{SD}[pps]=RDS \times \frac{Reference \ clock \ frequency \ [Hz]}{(RMG+1) \times 16384}$

 $RDS=S_{SD}[pps] \times \frac{(RMG+1) \times 16384}{Reference clock frequency [Hz]}$

From FH speed to "FH speed - Ssb" and "FL speed + Ssb" to FL speed become partial S-curve deceleration operation, the middle range is linear deceleration operation. If the S-curve deceleration range is very short, such as setting the S-curve deceleration range (Ssp) to 1 pps or less, it will be linear deceleration. When "0" is set, it becomes complete S-curve deceleration operation with no linear deceleration range using $\frac{\text{RFH}-\text{RFL}}{2}$.

6-2-2. Speed pattern setting example

The following is an example; reference clock frequency = 19.6608 MHz, FL speed = 10 pps, FH speed = 100 kpps, acceleration/deceleration time = 300 ms, linear acceleration/deceleration.

- 1. FH speed is 100 kpps, so set 10 times the magnification that the actual speed range is 100 kpps or more. RMG = 119 (0077h)
- Since the magnification was set to 10 times, in order to make FH speed to 100 kpps, RFH = 10000 (2710h)
- 3. Since the magnification was set to 10 times, in order to make FL speed to 10 pps, RFL=1(0001h) RFL = 1(0001h)
- 4. In order to make acceleration time to 300 ms, with the calculation of acceleration time and RUR register;

 $RUR = \frac{\text{Reference clock frequency [Hz] × acceleration time[s]}}{(RFH - RFL) × 2} - 1$ $= \frac{19.6608 \times 10^{6} [Hz] \times 0.3[s]}{(10000 - 1) \times 2} - 1$ $\therefore RUR = 293.94$

Since the setting of RUR register is done only by an integer, set 293 or 294 to the RUR register. The acceleration time in this case is 299.04 ms (RUR = 293) or 300.06 ms (RUR = 294).


2. Since the acceleration time and the deceleration time are equal, set "0" to RDR register and share with RUR register.

<Example of speed setting when RUR = 294>

Note: Register names are used during calculation, but make sure to use pre-register when writing.


Symbol Name	Set value	Actual value
PRFL	1h	10 pps
PRFH	2710h	100 kpps
PRMG	77h	10 times
PRUR	126h	300.06 ms
PRDR	Oh	RUR Shared use

<Example of speed pattern when RUR = 294>




6-3. Manual FH correction calculation

When accelerating/decelerating in incremental movement operation mode, the speed pattern may become a triangle drive. If the FH speed is too high with respect to the feeding amount, or if the feeding amount is too small with respect to the FH speed, it becomes a triangle drive.



When "RMD.MADJ = 0" (to eliminate triangle drive), triangle drive is automatically eliminated by lowering FH speed. If the slow-down point setting method is "RMD.MSDP = 0" (automatic setting), slow-down point is also corrected.



Automatic correction of operation speed proportional to the feeding amount.

The automatic setting of slow-down point can only be used when the acceleration curve and the deceleration curve are symmetrical. When the acceleration curve and the deceleration curve are not symmetric, select "PRMD.MSDP = 1" (manual setting) for slow-down point setting.

For details, see "6-2-1-6. RDP(PRDP): Slow-down point setting register".

How to obtain the FH speed which does not become triangle drive when the acceleration curve and the deceleration curve are not symmetric will be explained below:

Note: The result calculated by the calculation formula described below is an approximate value. Approximate error is less than 1%.

6-3-1. Linear acceleration/deceleration speed

RFH

The FH speed when "RMD.MSMD = 0" (linear acceleration/deceleration) is set is calculated by the following formula.

Condition: $\text{RMV} \leq \frac{(\text{RFH}^2 - \text{RFL}^2) \times (\text{RUR} + \text{RDR} + 2)}{(\text{RMG} + 1) \times 16384}$

Result:

$$\leq \sqrt{\frac{(RMG+1) \times 16384 \times RMV}{RUR + RDR + 2} + RFL^2}$$

6-3-2. Complete S-curve acceleration/deceleration

The FH speed in the case of setting "RMD.MSMD = 1", "RUS = 0," "RDS = 0" (complete S-curve acceleration/deceleration/deceleration without linear acceleration/deceleration ranges) is calculated by the following formula.

Condition: $RMV \leq \frac{(RFH^2 - RFL^2) \times (RUR + RDR + 2) \times 2}{(RMG + 1) \times 16384}$ Result: $RFH \leq \sqrt{\frac{(RMG + 1) \times 16384 \times RMV}{(RUR + RDR + 2) \times 2} + RFL^2}$

6-3-3. Partial S-curve acceleration/deceleration

The FH speed when partial S-curve acceleration/deceleration (RMD.MSMD = 1, RUS> 0 or RDS> 0) is set will be calculated by the following formula with the relationship between RUS register and RDS register.

Note: If the condition is not met, it is necessary to change RUS register and RDS register.

6-3-3-1. RUS = RDS

1. When the linear acceleration/deceleration ranges can be made shorter Condition: $RMV \leq \frac{(RFH + RFL) \times (RFH - RFL + 2 \times RUS) \times (RUR + RDR + 2)}{(RMG + 1) \times 16384}$ And $RMV > \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 16384}$ Result: $RFH \leq -RUS + \sqrt{(RUS - RFL)^2 + \frac{(RMG + 1) \times 16384 \times RMV}{(RUR + RDR + 2)}}$

2. When linear acceleration/deceleration ranges can be eliminated.

Condition: $RMV \le \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 16384}$

Change to complete S-curve acceleration/deceleration (RUS = 0, RDS = 0) without linear acceleration/deceleration ranges,

Result:
$$RFH \leq \sqrt{\frac{(RMG+1) \times 16384 \times RMV}{(RUR + RDR + 2) \times 2} + RFL^2}$$

6-3-3-2. RUS<RDS

1. When linear acceleration/deceleration ranges can be shorter:

Condition: $\text{RMV} \leq \frac{(\text{RFH} + \text{RFL}) \times \{(\text{RFH} - \text{RFL}) \times (\text{RUR} + \text{RDR} + 2) + 2 \times \text{RUS} \times (\text{RUR} + 1) + 2 \times \text{RDS} \times (\text{RDR} + 1)\}}{(\text{RMG} + 1) \times 16384}$ And

$$RMV > \frac{(RDS + RFL) \times \{RDS \times (RUR + 2 \times RDR + 3) + RUS \times (RUR + 1)\} \times 4}{(RMG + 1) \times 16384}$$

Result: $RFH \leq \frac{-A + \sqrt{A^2 + B}}{RUR + RDR + 2}$

However, $A = RUS \times (RUR + 1) + RDS \times (RDR + 1)$

 $B = \{(RMG + 1) \times 16384 \times RMV - 2 \times A \times RFL + (RUR + RDR + 2) \times RFL^2\} \times (RUR + RDR + 2)$

2. When linear acceleration range can be shorter and linear deceleration range can be eliminated:

Condition: $\text{RMV} \leq \frac{(\text{RDS} + \text{RFL}) \times \{\text{RDS} \times (\text{RUR} + 2 \times \text{RDR} + 3) + \text{RUS} \times (\text{RUR} + 1)\} \times 4}{(\text{RMG} + 1) \times 16384}$ And

$$RMV > \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 16384}$$

Change to complete S-curve acceleration/deceleration (RUS> 0, RDS = 0) without linear deceleration range,

Result: $RFH \leq \frac{-A + \sqrt{A^2 + B}}{RUR + 2 \times RDR + 3}$

However, $A = RUS \times (RUR + 1)$

 $B = \{(RMG + 1) \times 16384 \times RMV - 2 \times A \times RFL + (RUR + 2 \times RDR + 3) \times RFL^2\} \times (RUR + 2 \times RDR + 3)$

3. When linear acceleration/deceleration ranges can be eliminated:

Condition :
$$RMV \le \frac{(RUS + RFL) \times RUS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 16384}$$

Change to complete S-curve acceleration/deceleration (RUS= 0, RDS = 0) without linear accel/decel range,

Result :
$$RFH \le \sqrt{\frac{(RMG + 1) \times 16384 \times RMV}{(RUR + RDR + 2) \times 2}} + RFL^2$$

6-3-3-3. When RUS>RDS

1. When linear acceleration/deceleration ranges can be shorter:

$$Condition: RMV \leq \frac{(RFH + RFL) \times \{(RFH - RFL) \times (RUR + RDR + 2) + 2 \times RUS \times (RUR + 1) + 2 \times RDS \times (RDR + 1)\}}{(RMG + 1) \times 16384}$$
And

$$RMV > \frac{(RUS + RFL) \times \{RUS \times (2 \times RUR + RDR + 3) + RDS \times (RDR + 1)\} \times 4}{(RMG + 1) \times 16384}$$

Result : $RFH \leq \frac{-A + \sqrt{A^2 + B}}{RUR + RDR + 2}$

However,
$$A = RUS \times (RUR + 1) + RDS \times (RDR + 1)$$

 $B = \{(RMG + 1) \times 16384 \times RMV - 2 \times A \times RFL + (RUR + RDR + 2) \times RFL^2\} \times (RUR + RDR + 2)$

2. When linear deceleration range can be shorter and linear acceleration range can be eliminated:

Condition :
$$\text{RMV} \leq \frac{(\text{RUS} + \text{RFL}) \times \{\text{RUS} \times (2 \times \text{RUR} + \text{RDR} + 3) + \text{RDS} \times (\text{RDR} + 1)\} \times 4}{(\text{RMG} + 1) \times 16384}$$
 And
 $\text{RMV} > \frac{(\text{RDS} + \text{RFL}) \times \text{RDS} \times (\text{RUR} + \text{RDR} + 2) \times 8}{(\text{RMG} + 1) \times 16384}$

Change to complete S-curve acceleration/deceleration (RUS = 0, RDS > 0) without linear acceleration range,

Result : $RFH \leq \frac{-A + \sqrt{A^2 + B}}{2 \times RUR + RDR + 3}$

However, $A = RDS \times (RDR + 1)$

 $B = \{(RMG + 1) \times 16384 \times RMV - 2 \times A \times RFL + (2 \times RUR + RDR + 3) \times RFL^2\} \times (2 \times RUR + RDR + 3)$

3. When linear acceleration/deceleration range can be eliminated:

Condition : $RMV \leq \frac{(RDS + RFL) \times RDS \times (RUR + RDR + 2) \times 8}{(RMG + 1) \times 16384}$

Change to complete S-curve acceleration/deceleration (RUS= 0, RDS = 0) without linear linear accel/decel range,

Result :
$$RFH \le \sqrt{\frac{(RMG+1) \times 16384 \times RMV}{(RUR + RDR + 2) \times 2}} + RFL^2$$

6-4. Target speed override

In operation mode of command control continuous movement (RMD.MOD = 00h, 08h) and positioning control incremental movement (RMD.MOD = 41h), the target speed can be overridden by rewriting RFH register during operation.

In command control operation mode, the speed pattern can also be changed by rewriting RUR, RDR, RUS, and RDS registers during operation.

If FH speed is automatically corrected by triangle drive elimination function, FH speed cannot be changed even if RFH register is rewritten.

When slow-down point setting method is "RMD.MSDP = 0" (automatic setting) in incremental positioning n mode, there is a limitation to be mentioned later.

If you do not follow these restrictions, slow-down point automatic setting function cannot be performed properly. If deceleration start is delayed, it stops before reaching FL speed. If deceleration starts earlier, it moves at FL speed after deceleration is completed.

[During linear acceleration/deceleration]


- 1. Since "RMD.MSDP = 0", sets "RUR = RDR" or "RDR = 0" and makes acceleration/deceleration characteristic symmetrical.
- 2. Do not rewrite speed control registers other than RFH register during operation.

[During S-curve acceleration/deceleration]

- 1. Since "RMD.MSDP=0", sets "RUR=RDR", or "RDR=0" so as that acceleration/deceleration characteristic becomes symmetric.
- 2. Do not rewrite speed control registers other than RFH register during operation.
- 3. During acceleration or deceleration, do not change even RFH register.
- 4. Set to RMD.MADJ="1" for "no triangle drive elimination".
- 5. If slow-down point is reached to start slow-down during acceleration due to speed change, it stops before reaching to FL speed. Therefore, make sure of the timing of speed change.


When slowing-down point setting is "RMD.MSDP = 1" (manual setting), you can override the target speed and acceleration/deceleration speed at any time.

An example of changing the speed pattern by changing the speed during a linear acceleration/deceleration operation



- 1) Rewrite RFH register while accelerating: If the change speed is less than the current speed, linearly decelerate to that speed.
- 2) Change RFH register after acceleration is complete:. Linear acceleration or linear deceleration to the speed.

Example of speed pattern change due to speed change during S-cure acceleration/deceleration.



- 1) Rewrite RFH register in acceleration: If the change speed is less than the current speed, it decelerates with s-curve to that speed.
- 5) Rewrite RFH register in acceleration: If the change speed is equal to or higher than the current speed and equal to or lower than the original target speed, accelerate without changing the S-curve characteristic.
- 4) Rewrite RFH register in acceleration: If the change speed exceeds the original target speed, accelerate to the original target speed without changing the S-curve characteristic, then reaccelerate to that speed.
- 2), 3) Rewrite RFH register after acceleration is completed: S-curve acceleration or deceleration is performed to that speed

7. Description of the Functions

7-1. Reset

After turning ON the power, make sure to reset the LSI before beginning to use it.

To reset the LSI, input at least 8 cycles or more of the reference clock signal while "RST =L level".

The status after reset is configured as follows.

Item	Default status (Reset status)
Internal registers, pre-registers	0
Control command buffer	0
Axis assignment buffer	0
Input/output buffer	0
INT terminal	H level
WRQ terminal	H level
IFB terminal	H level
D0 to D7 terminals	Parallel-bus I/F: Hi-Z Serial-bus I/F: Input terminal
D8 to D15 terminals	Parallel-bus I/F: Hi-Z Serial-bus I/F: Input terminal
P0n to P7n terminals	Input terminal
CSD terminal	H level
CSTA terminal	H level
CSTP terminal	H level
OUTn terminal	H level
DIRn terminal	H level
ERCn terminal	H level
BSYn terminal	H level

Note:

The internal status before resetting is unstable, and terminal functions and output levels are not fixed.

Bidirectional terminals can be output terminals or L level signal can be output from power on to resetting.

7-2. Target position override

Target position override can be performed during positioning incremental movement (RMD.MOD = 41h) operation mode. Do not override target positions in other operation modes.

There are two ways to override a target position.

7-2-1. Target position override 1 (RMV register)

Target position can be overridden by rewriting RMV register value during operation.

When performing acceleration/deceleration, set slow-down point setting method to "RMD.MSDP=0" (automatic setting).

When slow-down point setting method is "RMD.MSDP = 0" (automatic setting) and S-curve acceleration/ deceleration, there are the following restrictions. If these restrictions are not followed, slow-down point automatic setting function cannot be performed.


If deceleration start is delayed, it stops before reaching FL speed. If deceleration starts earlier, movement at FL speed will occur after deceleration is completed.

f

- 1. Do not override target positions during acceleration/deceleration.
- 2. Set to "RMD.MADJ =1" (No triangle drive elimination).

Target position override is performed based on starting position. .


 If the new target position is further away from the original target position during acceleration or constant speed operation.
 It will maintain the operation using the same speed pattern and it will complete the positioning operation at the new target position.



Change to a target further away.


2) If the new target position is further away from the original target position during deceleration, the motor will re-accelerate from the current position to FH speed and complete the positioning operation at the new target position.

If the current speed is Fu, the re-acceleration curve will be equal to a normal acceleration curve when RFL=Fu.



Change to a target further away.

3) If the new target position has already been passed, or the target position is changed to a closer position than the original position during deceleration, it will decelerate and stop, and will move in reverse direction to complete operation at the new target position.



Acceleration or deceleration operation can be done only in high-speed start 1 and 2. Unless it meets the above restrictions, you can override the target position as often as possible until the operation is completed.

In the case of setting "RMD.MADJ = 0" (avoiding triangular drive), FH speed is corrected in relation to the initial target position. Even if you override the new target position further away from the initial target position, FH speed will not be corrected.

Note:


Target position override can only be performed during operation.

If a target position override is performed just before stopping, the target position override may not be accepted in some cases.

For this reason, confirm "MSTS.SEOR = 1" (stop status other than the target position) after stopping. For details, see "<u>4-2-1. Main status (MSTS)</u>".

7-2-2. Target position override 2 (PCSn)

By setting RENV1.PCSM="1" and "RMD.MPCS=1", the operation will start like continuous operation mode. If a pulse count start is input, operations starts for the amount in the RMV registerInstead of inputting pulse count start signals, writing STAON command (28h) starts positioning operation. Input logic of PCSn terminal can changed.. The PCSn terminal status can be monitored.



7-3. Output pulse control

7-3-1. Output pulse mode (OUTn, DIRn)

For command pulse output modes, there are 4 types of common command pulse modes, 2 types of 2-pulse modes, and 2 types of 90-degree phase difference mode. Command pulse output modes are selected by RENV1.PMD bit.

Common pulse mode:	Outputs operation pulses from the OUTn terminal, and outputs the direction identification signal from the DIRn terminal. (RENV.PMD = "000"b to "011"b)
2-pulse mode:	Outputs positive direction operation pulses from OUTn terminal, and outputs negative direction operation pulses from DIRn terminal. (RENV.PMD = "100"b, "111"b)
90-degree phase difference	node: Outputs A-phase pulse signal with phase difference of 90 degrees from OUTn terminal in 4x multiplication, and outputs B-phase pulse signal of phase difference of 90 degrees from the DIRn terminal in 4x multiplication. (RENV.PMD = 101 b, 110 b)

The direction change timer can be used when the motor driver that uses the common pulse mode needs time from the change of the direction signal until receiving the command pulse.

Outpu	Output pulse mode <renv1.pmd(2 0)="" to=""></renv1.pmd(2>					[RENV1]	(R/W)	
	PMD	Positive direc	tion operation	Negative dire	Negative diretion operation			0
	FIND	OUT outpu	DIR outpu	OUT output	DIR output			n n n
	000	ŢŢ	High					
	001		Hi gh		Low			
	10		Low		High			
	011		Low		High			
	100	↓ ↓	Hi gh	Hi gh	ŢŢ			
	101	OUT DIR		OT DIR				
	110			வா DIR				
	111		Low	Low				
Time of direction change timer <renv1.dtmf(28)></renv1.dtmf(28)>			[RENV1]	(R/W)				
0 : In command pulse mode, waits for 0.2 ms after the direction change. 1 : In command pulse mode, waits for 0.5 μ s after the direction change.				31 n -	24			


7-3-2. Output pulse length and operation complete timing

Output pulse width varies according to the output pulse cycle of command pulses. ON width of output pulse is 50% duty ratio.

When RMG register setting is an even number, and an error occurs in the duty ratio, ON-time becomes shorter than OFF-time.


$$\frac{\text{Pulse ON time}}{\text{Output pulse cycle}} = \frac{\frac{\text{RMG}}{2}}{\text{RMG+1}}$$

For example, when RMG register is 2, the output pulse cycle is 3, the pulse ON time becomes 1, and the duty ratio becomes 1: 2.




Also, with RMD.METM bit setting, the operation complete timing can be changed.


1) RMD.METM = 0 (When output pulse cycle is completed.)



2) RMD.METM = 1 (When output ON width is completed.)




 $(T_{CLK}: Reference clock frequency)$



7-4. Mechanical external input control

In addition to the terminating switches (PELn, MELn), the origin switch (ORGn), the deceleration switch (SDn), which are assembled in a machine like a slider in the figure below, the Z-phase output (EZn) of the rotary encoder is used as an external input trigger in various operations.




7-4-1. End limit signal (PELn, MELn)

Error stops are performed when an end limit signal in the positive direction turns ON during positive direction operations while the end limit in the negative side turns ON during negative direction operations. You can select either immediate stops or deceleration stops.

If deceleration stop is selected, it stops after passing PEL position or MEL position.

It does not start in the positive direction when end limit signal in the positive direction is ON, and does not start in the negative direction when the negative direction is ON. For your safety, keep the end limit signal ON until the stroke end (PSE, MSE).



The input logic (ELLn terminal) and the input noise filter (RENV1.FLTR) can be selected for the positive side PELn terminal and the negative side MELn terminal that input the end limit signal.

The status of PELn and MELn terminals can be read by sub status (SSTS.SPEL, SSTS.SMEL).


Input logic (PELn, MELn)	<elln input="" terminal=""></elln>	-	
L : Positive logic			
H : Negative logic			
			(0.441)
Stop method by input (PELn, MELn)	<renv1.elm(3)></renv1.elm(3)>	[RENV1]	(R/W)
0 : Immediate stop		7	0
1 : Decelerate and stop		<u> - - - n</u>	- - -
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMC	G) <renv1.fltr(26)></renv1.fltr(26)>	[RENV1]	(R/W)
0 : Recognizes pulse width equals to 0.1µs or longer.		31	24
1 : Recognizes pulse width of the value set by RENV1.FTM bit of	or longer.		n
Select the input noise filter characteristics (PELn, MELn, SDn,	<renv1.ftm(21, 20)=""></renv1.ftm(21,>	[RENV1]	(R/W)
ORGn, ALMn, INPn, CEMG)			
00b:3.2µs 01b:25µs 10b:200µs 11b:1.6ms		23 n n -	16
PELn terminal status	<ssts.spel(12)></ssts.spel(12)>		(R)
0 : End limit signal in the positive direction turns OFF.		15	8
1 : End limit signal in the positive direction turns ON.		n -	
MELn terminal status	<ssts.smel(13)></ssts.smel(13)>	[SSTS]	(R)
0 : End limit signal in the negative direction turns OFF.		15	8
1 : End limit signal in the negative direction turns ON.		n	
Obtain error interrupt factor	<rest.espl(0)></rest.espl(0)>	[REST]	(R/W)
1 : Stopped by turning ON of the end limit signal in the positive of	direction.	7	0 n
Obtain error interrupt factor	<rest.esml(1)></rest.esml(1)>	[REST]	(R/W)
1 : Stopped by turning ON of the end limit signal in the negative	direction.	7	0 - n -

7-4-2. Slow-down signal (SDn)


When slow-down signal turns ON, it will: 1) decelerate, 2) latch and decelerate, 3) decelerate and stop, or 4) latch and perform a deceleration stop in case PRMD.MSDE="1" is set

1) Deceleration <RENV1.SDM = "0", RENV1.SDLT = "0">


- While feeding at constant speed, the SD signal is ignored.
- While in high-speed operation, the motor decelerates to FL speed when SD signal is turned ON. After decelerating, or while decelerating, if SD signal turns OFF, the motor will accelerate to FH speed.
- If SD signal turns ON when STAD (52h) command or STAUD (53h) command is written, the motor will operate at FL speed. When SD signal turns OFF, the motor will accelerate to FH speed.



- 2) Latch and deceleration <RENV1.SDM = "0", RENV1.SDLT = "1" >
 - While feeding at constant speed, SD signal is ignored.
 - While in a high-speed start, decelerate to FL speed by turning SD signal ON. Even if SD signal turns OFF, it will not accelerate.
 - If SD signal turns ON while writing STAD (52h) command or STAUD (53h) command, it will feed at FL speed. Even if SD signal turns OFF, it will not accelerate to FH speed.



- 3) Deceleration stop <RENV1.SDM =1, RENV1.SDLT = 0>
 - If SD signal turns ON while in constant speed operation, it will stop immediately.
 - While in high-speed operation, it will decelerate to FL speed when the SD signal turns ON, and then stop. If SD signal turns OFF during deceleration, it will accelerate to FH speed.
 - If SD signal is ON when writing a start command, the LSI will complete its operation without another start.
 - When stopped, it will output an error interrupt (REST.ESSD).



(4) Latch & deceleration stop <RENV1.SDM = 1, RENV1.SDLT = 1>


- If slow-down signal turns ON in the case of constant speed start, operation stops immediately.

- In high-speed start, if slow-down signal turns ON, operation stops after decelerating to the FL speed.

Even if slow-down signal turns OFF during deceleration, operation does not accelerate.

- If slow-down signal is ON when writing a start command, an operation ends without starting.

- An error interrupt (REST.ESSD) is generated when stopped.



The input logic of SDn terminal can be changed.

If "RENV1.SDLT=1" (latched input) is selected for slow-down signal input, the latch will be reset when SDn terminal is OFF at the following start.

The latch is also released when RENV1.SDLT="0" (latch input release) is set again.

The minimum pulse width of slow-down signal is for 2 cycles of CLK signal (0.1 μ s) when input noise filter of SDn terminal is OFF. When input noise filter of SDn terminal is ON, it recognizes a signal with a pulse width equal to or longer than the set time.

The slow-down latch signal is a sub status (SSTS.SSD), and the status of SDn terminal can be read with extension status (RSTS.SDIN). It is possible to read the error interrupt factor caused by slow-down signal being turned ON in REST register.

Input function (SDn) <prmd.msde(8)></prmd.msde(8)>	[PRMD] (R/W)
Select input function of slow ing-down signal. 0 : General-purpose input. Status of SDn terminal can be obtained by RSTS.SDIN bit.	15 8 n
1 : When SDn terminal is ON, it decelerates or decelerates and stops.	
Input logic (SDn) <renv1.sdl(6)></renv1.sdl(6)>	[RENV1] (R/W)
0 : Negative logic 1 : Positive logic 。	7 0 - n
Input process (SDn) <renv1.sdm(4)></renv1.sdm(4)>	[RENV1] (R/W)
0 : Decelerates 1 : Decelerates and stops	7 0 n
Input latch function(SDn) <renv1.sdlt(5)></renv1.sdlt(5)>	[RENV1] (R/W)
 It can be used when the signal width with slow-down signal ON is short. 0: When slow-down signal is ON, slow-down latch signal is not turned ON. The status of SDn terminal can be obtained with RSTS.SDIN bit. 1: When slow-down signal is ON, slow-down latch signal turns ON. Slow-down latch signal status can be obtained by SSTS.SSD bit. When starting with slow-down signal OFF, slow-down latch signal turns OFF. Even when RENV1.SDLT = 0 is set, the slow-down latch signal turns OFF. 	7 0
Read slowing-down latch signal <ssts.ssd(15)></ssts.ssd(15)>	[SSTS] (R)
0 : Slow-down latch signal is OFF 1 : Slow-down latch signal is ON.	1 8 5 8 n
SDn terminal status <rsts.sdin(14)></rsts.sdin(14)>	[RSTS] (R)
1 : When "RMD.SDL=0", "SDn=L level" When "RMD.SDL=1", "SDn=H level	1 8 5 - n
Obtain error interrupt factors <rest.essd(5)></rest.essd(5)>	[REST] (R/W)
1 : Stopped by slow-down signal ON.	7 0
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG) <renv1.fltr(26)></renv1.fltr(26)>	[RENV1] (R/W)
 0: Recognizes signals with pulse width of 0.1 μs or longer. 1: Recognizes signals with pulse width equals to or longer than the selected value with RENV1.FTM bit 	3 2 1 4 n
Input noise filter characteristics (PELn, MELn, SDn, ORGn, ALMn, <renv1.ftm(21, 20)=""> INPn, CEMG)</renv1.ftm(21,>	[RENV1] (R/W)
00b : 3.2µs 01b : 25µs 10b : 200µs 11b : 1.6ms	2 1 3 6 n n

7-4-3. Origin position signal (ORGn) , encoder Z-phase signal (EZn)

These signals are used in origin return operation.

The minimum pulse width of origin signal requires two cycles (0.1 μ s) of CLK signal when input noise filter of ORGn terminal is OFF. When input noise filter of ORGn terminal is ON, a signal with a pulse width equal to or longer than the set time is recognized.

The input logic of origin signal and encoder Z-phase signal is changed with RENV1 and RENV2 registers.

The status of ORGn terminal can be read with the sub status (SSTS.SORG). The status of EZn terminal can be read with extension status (RSTS.SEZ).

For details on origin return operations, see "5-5 Origin return operation".

<Timing when the origin signal is negative logic, the encoder Z-phase signal is falling edge, and the input noise filter is OFF>

ORG			
EZ		t	
	2) When T_c	$t \ge 2 \times T_{CLK}$ $t < 2 \times T_{CLK}$ $t \le T_{CLK}$	Counts Not specified whether or not to count Does not count

T_{CLK}: Reference clock cycle

Operation mode <prmd.mod(6 0<="" th="" to=""><th>0)> [PRMD] (R/</th><th>W)</th></prmd.mod(6>	0)> [PRMD] (R/	W)
0010000b (10h) : Positive direction origin return operation mode by orgin return control.	7	0
0011000b (18h) : Negative direction origin return operation mode by orgin return control.	0 n n n n n r	n n
Encoder Z-phase signal setting <renv2.orm(29< td=""><td>9)> [RENV2] (R/</td><td>W)</td></renv2.orm(29<>	9)> [RENV2] (R/	W)
0 : Select origin return 0 operation mode without using encoder Z-phase signal.	3	2
1 : Select origin return 1 operation mode using encoder Z-phase signal.	1 - - n - - - -	4
	<u> </u>	<u>- - </u>
Input logic (ORGn) <renv1.orgl(< td=""><td>7)> [RENV1] (R/</td><td>W)</td></renv1.orgl(<>	7)> [RENV1] (R/	W)
0 : Negative logic	7	0
1 : Positive logic	n	- -
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG) <renv1.fltr(20< td=""><td>6)> [RENV1] (R/</td><td>W)</td></renv1.fltr(20<>	6)> [RENV1] (R/	W)
0 : Recognizes pulse width equals 0.1 μs or longer.	3	2
1 : Recognizes pulse width of the value set by RENV1.FTM bit or longer.	1 - - - - n -	
-		
Input noise filter characteristics (PELn, MELn, SDn, ORGn, ALMn, RENV1.FTM(21, 20 INPn, CEMG)	0)> [RENV1] (R/	W)
	2	1
00b:3.2 μs 01b:25 μs 10b:200 μs 11b:1.6 ms	3 - - n n - - -	
Read origin signal <ssts.sorg(14< td=""><td>4)> [SSTS] (F</td><td>२)</td></ssts.sorg(14<>	4)> [SSTS] (F	२)
0:Origin signal is OFF.	1	8
1 : Origin signal is ON.	5 - n - - - -	- -
Count value used in origin return operation. <pre></pre> <pre< td=""><td>4)> [RENV2] (R/</td><td>W)</td></pre<>	4)> [RENV2] (R/	W)
	3	2
Setting range is 0000b (First) to 1111b(16th)	1 - - - n n r	4
Encoder Z-phase signal input characteristic <renv2.ezl(2)< td=""><td></td><td>vv)</td></renv2.ezl(2)<>		vv)
0 : Falling edge	3 1	2 4
1 : Rising edge	n	
EZn terminal status <rsts.sez(10< td=""><td>0)> [RSTS] (R</td><td>२)</td></rsts.sez(10<>	0)> [RSTS] (R	२)
	1	8
1 : "EZn = L level"	5 n	- [-]
Input noise filter (EZn, EBn, EZn) <renv2.einf(18< td=""><td>8)> [RENV2] (R/</td><td>W)</td></renv2.einf(18<>	8)> [RENV2] (R/	W)
0: Recognizes signals with pulse width of 0.1 μ s or longer.	2	1
1: Recognizes signals with pulse width of 0.15 µs or longer.	3	6
	- - - - n ·	

7-5. Servomotor I/F

Various controls can be performed by connecting the positioning completion output (INP), deviation counter clear input (ERC) and alarm output (ALM) of servomotor drivers.

7-5-1. Positioning complete signal (INPn)

The pulse train input accepting servo driver systems have a deviation counter to count the difference between command pulse inputs and feedback pulse inputs. The driver controls a servomotor so that the difference between them becomes zero (0). In other words, the servomotor operates behind command pulses and, even after the command pulses stop, the servomotor systems keep feeding until the count in the deviation counter reaches "0".

Normally, an operation completes when the pulse output completes. This can be delayed until the positioning completion signal from the servomotor driver is input to INPn terminal.

To delay an operation completion, set BSY signal OFF, the main status stop condition bits (MSTS.SSCM, MSTS.SRUN, MSTS.SENI, MSTS.SEND, MSTS.SERR, and MSTS.SINT) and extended status operation status (RSTS.CND) also changes when the positioning completion signal is input.

The minimum pulse width of the positioning completion signal requires two CLK signal cycles (0.1µs) when the input noise filter of INPn terminal is OFF.

When the input noise filter of INPn terminal is ON, a signal with a pulse width equal to or longer than the set time is recognized.

Additionally, when the pulse outputs complete, if positioning completion signal is already ON, operations complete without delay.

The input logic of positioning completion signal can be changed.

The status of positioning completion signal can be read with the extended status (RSTS.SINP).

Input function(INPn)	<prmd.minp(9)></prmd.minp(9)>	[PRMD]	(R/W)
0 : General-purpose input		15	8
INPn terminal status can be obtained by RSTS.SINP bit.			- - n -
1 : Operation completion is delayed until positioning completion signate	al turns ON.		
Input logic (INPn)	<renv1.inpl(22)></renv1.inpl(22)>	[RENV1]	(R/W)
0 : Negative logic		23	1
1 : Positive logic		- n	
INPn terminal status	<rsts.sinp(15)></rsts.sinp(15)>	[RSTS]	(R)
1 : When "RMD.INPL = 0", "INPn = L level",		15	8
When "RMD.INPL = 1", "INPn = H level.		<u> n - - - </u>	- - - -
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG)	<renv1.fltr(26)></renv1.fltr(26)>	[RENV1]	(R/W)
0 : Recognizes pulse width equals 0.1 μ s or longer.		31	2
1 : Recognizes pulse width of the value set by RENV1.FTM bit or lon	ger.		- n
Input noise filter characteristics (PELn, MELn, SDn, ORGn, ALMn,	<renv1.ftm(21, 20)=""></renv1.ftm(21,>	[RENV1]	(R/W)
INPn, CEMG)	SILE IN 1.1 HV(21, 20)>		
00b:3.2 μs 01b:25 μs 10b:200 μs 11b:1.6 ms		23	1
		- - n n	- - - -

7-5-2. Deviation counter clear signal (ERCn)


A servomotor dose not stop until the deviation counter in the servo driver reaches "0", even after command pulses have stopped being delivered.

In order to stop a servomotor immediately such as in an origin return operation, the deviation counter needs to be cleard. Therefore, this LSI can output a signal from ERCn terminal to clear the deviation counter in the servo driver.

Even if a start command is written while stopping, command pulse output can wait from ON of a deviation counter clear signal until the deviation counter clear signal pulse width and the deviation counter clear signal OFF timer time. The pulse width (RENV1.EPW) of a deviation counter clear signal can be selected from 5 types of one-shot pulse or level signal.

If a level signal is selected as the pulse width of a deviation counter clear signal (RENV1.EPW = 111b), turn it OFF with ERCRST (25h) command.

There is also a servomotor driver that requires a standby time (OFF timer) from turning off a deviation counter clear signal to accepting a command pulse. The deviation counter clear signal OFF timer (RENV1.ETW) can be selected from 4 different times.



In order to output a deviation counter clear signal at an error stop, set RENV1.EROE = 1. It will not be output when stopped at FL speed during FL constant speed operation or deceleration stop. In the case of emergency stop, it outputs even when the stop speed is FL speed.

Set "RENV1.EROR = 1" in order to output a deviation counter clear signal when returning to an origin. . Please refer to the waveforms of "<u>5-5-1. Origin return operation 0 (RENV2.ORM = 0)</u>" and "<u>5-5-2. Origin return operation 1 (RENV2. ORM = 1)</u>" for these timings.

ERC signal can be output by writing ERCOUT (24h) command. The output logic of deviation counter clear signal can be changed. The status of ERCn terminal can be read with extension status (RSTS.SERC).

Output function at error stop (ERCn) <renv1.eroe(10)></renv1.eroe(10)>	[RENV1] (R/W)
The deviation counter clear signal can be output when PELn, MELn, ALMn, and CEMG	15 8
terminals are ON and stopped by the CMEMG (05h) command.	n
0: Deviation counter clear signal ON is not output.	
1: Deviation counter clear signal ON is output.	
Output function at orign return (ERCn) <renv1.eror(11)></renv1.eror(11)>	[RENV1] (R/W)
The deviation counter clear signal can be output when an origin return operaton completes.	15 8
0: Deviation counter clear signal ON is not output.	n
1: Deviation counter clear signal ON is output.	
Pulse width (ERCn) <renv1.epw(14 12)="" to=""></renv1.epw(14>	[RENV1] (R/W)
000b:11 to 3 μs 001:91 to 98 μs 010b:360 to 390 μs 011b: 1.4 to 1.6	15 8
ms	- n n n
100b:11 to13 ms 101b:46 to 50 ms 110b:93 to 100 ms 111b:level output	
Output logic (ERCn) <renv1.ercl(15)></renv1.ercl(15)>	[RENV1] (R/W)
0 : Negative logic	15 8
1 : Positive logic	n
OFF timer time(ERCn) <renv1.etw(17, 16)=""></renv1.etw(17,>	[RENV1] (R/W)
00b:0 μs 01b:11 to 13 10b:1.4 to 1.6 11b: 93 to 100	23 16
µs ms ms	n n
ERCn terminal status <rsts.serc(9)></rsts.serc(9)>	[RSTS] (R)
1 : When "RMD.ERCL = 0", "ERCn = L level",	15 8
When "RMD.ERCL = 1", "ERCn = H level"	n -
Output command of deviation counter clear signal <ercout></ercout>	[Command]
A deviation counter clear signal is output from ERCn terminal.	24h
Reset command for output of deviation counter clear signal <ercrst></ercrst>	[Command]
Reset outputs from ERCn terminal.	25h

7-5-3. Alarm signals (ALMn)

Inputs alarm signal to ALMn terminal.

When ALM signal turns ON while in operation, the motor will stop immediately or decelerate and stop. At the constant speed start, the motor will stop immediately. At high-speed start, the choice can be made to stop immediately or to decelerate and stop.

If an alarm signal is ON when a start command is written, the LSI will not output any pulses.

The minimum pulse width of the alarm signal requires 2 cycles of the reference clock (0.1 us) when the input noise filter of ALMn terminal is OFF.

The input logic of ALM signal can be changed. The status of ALM signal can be monitored by reading sub status.

Input process (ALMn)	<renv1.almm(8)></renv1.almm(8)>	[RENV1]	(R/W)
0 : Immediate stop		15	8
1 : Decelerate and stop		<u> - - - - </u>	- - - n
Input logic (ALMn)	<renv1.alml(9)></renv1.alml(9)>	[RENV1]	(R/W)
0 : Negative logic		15	8
1 : Positive logic		<u> - - - - </u>	- - n -
ALMn terminal status	<ssts.salm(11)></ssts.salm(11)>	[SSTS]	(R)
0:ALMn terminal is OFF.		15	8
1 : ALMn terminal is ON.		<u> - - - - </u>	n - - -
Obtain error interrupt factor	<rest.esal(2)></rest.esal(2)>	[REST]	(R/W)
1 : Stopped by alarm signal ON, or alarm signal ON while stopping.		7	0 - n
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG)	<renv1.fltr(26)></renv1.fltr(26)>	[RENV1]	(R/W)
0:Recognizes pulse width equals 0.1 μs or longer.		31	24
1 : Recognizes pulse width of the value set by RENV1.FTM bit or long	ger.	<u> - - - - </u>	- n - -
Input noise filter characteristics (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG)	<renv1.ftm(21, 20)=""></renv1.ftm(21,>	[RENV1]	(R/W)
00b:3.2 μs 01b:25 μs 10b:200 μs 11b:1.6 ms		23 n n	16 - - -

7-6. Simultaneous start

7-6-1. Simultaneous start signal (CSTA)

When connecting CSTA terminal, multi axes can be started simultaneously.

Writing CMSTA (06h) command enables output negative logic one-shot pulse from CSTA terminal.

When "CSTA = L level", multi axes that wait for simultaneous start input can be started simultaneously.

When "CSTA = L level", event interrupt can be generated.

For simultaneous start signal input specifications, you can select "RENV1.STAM = 0" (level trigger) or "RENV1.STAM = 1" (edge trigger).

If "RENV1.STAM = 0" (level trigger), writing a start command will start an operation immediately when "CSTA = L level".

The status of CSTA terminal can be checked with extension status (RSTS.SSTA).

<How to perform simultaneous starts>

Set "PRMD.MSY = "01"b for the axes to start.

Then, when a start command is written, it becomes the input wait state (RSTS.CND = 0010b) of a simultaneous start signal. Then, you can simultaneously start by the following 2 methods:

1) Write a simultaneous start command.

The LSI will output one shot signal of 8 CLK (reference clock) cycles (0.4 µs) from CSTA terminal.

Other axes start by inputting one-shot pulse.

Own-axis starts by re-inputting the output one-shot pulse.


2) Input a hardware signal from outside.

Supply a hardware signal after driving the terminal with open collector output (SN74LVC2G06 or equivalent).


When waiting for simultaneous start signal input (RSTS.CND = 0010b), each axis can be started individually with SPSTA (2Ah) command.

Even when CSTA terminal is connected, if "PRMD.MSY = 00b" is set, each axis can be started individually

1. To perform a simultaneous start, connect the LSIs as follows.



2) To start simultaneously from an external circuit as an external start, connect the LSIs as follows.



For simultaneous start signal, input one-shot pulse whose pulse width is equal to or longer than 4 CLK signal (0.2 μ s).

Waiting for input	<prmd.msy(19, 18)=""></prmd.msy(19,>	[PRMD]	(R/W)
01b : If "RENV1.PCSM = 0", it starts with "CSTA = L level" or with If "RENV1.PCSM = 1", it starts with PCSn terminal ON or with command.	. ,	23	16 n n
Specify Input specification(CSTA)	<renv1.stam(18)></renv1.stam(18)>	[RENV1]	(R/W)
0 : Level trigger		23	16
1 : Edge trigger			- n
CSTA terminal status	<rsts.ssta(5)></rsts.ssta(5)>	[RSTS]	(R)
1 : "CSTA = L level"		7 n -	0
Obtain operation status.	<rsts.cnd(3 0)="" to=""></rsts.cnd(3>	[RSTS]	(R)
0010b : Waiting for simultaneous start signal input.		7	0 n n n n
Set an event interrupt factor.	<rirq.irsa(12)></rirq.irsa(12)>	[RIRQ]	(R/W)
1 : When it changes to "CSTA = L level ", an interrupt occurs.		15 n	8
Obtain event interrupt factor	<rist.issa(13)></rist.issa(13)>	[RIST]	(R/W)
1 : It changed to "CSTA = L level.		15 n -	8
Simultaneous start command	<cmsta></cmsta>	[Comn	nand]
A one-shot pulse of negative logic is output from CSTA terminal.			
This signal also serves as the input to CSTA terminal.		06	Sh
If simultaneous start signal is waiting to be input, the own-axis will	also start.		
Own-axis start command	<spsta></spsta>	[Comn	nand]
Simultaneous start signal is not output from CSTA terminal; only ow	vn-axis starts.	2A	۱h

7-6-2. Own-aixs start signal (PCSn)

When "PRMD.MSY = 01b" and "RENV1.PCSM = 1" are selected, only the own-axis can be started by inputting the own-axis start signal to PCSn terminal.

If "RENV1.PCSM = 1" is selected, it will not start with simultaneous start signal input to CSTA terminal.

You can start by writing SPSTA (2Ah) command.

The input logic of PCSn terminal can be changed.

The status of PCSn terminal can be confirmed with extension status (RSTS.SPCS).

Waiting for input		<prmd.msy(19,< th=""><th>18)></th><th>[PRMD]</th><th>(R/W)</th></prmd.msy(19,<>	18)>	[PRMD]	(R/W)
01b : If "RENV1.PCSM = 0", it starts with "CSTA = L level" or with SPSTA (2Ah) command.					16
If "RENV.PCSM = 1", it sta	arts with PCSn terminal C	ON or with SPSTA (2Ah) comm	and.	r	n n
Input logic (PCSn)	(24)>	[RENV1]	(R/W)		
0 : Negative logic				31	24
1 : Positive logic					· n
Input selection (PCSn)		<renv1.pcsm(< td=""><td>(30)></td><td>[RENV1]</td><td>(R/W)</td></renv1.pcsm(<>	(30)>	[RENV1]	(R/W)
Select the functions of PCSn ter	minals and CSTA termina	als.		31	24
0 : Select the function by RMD.	MPCS bit.			- n	·
1 : Own-axis start function.					
It will not start even if simulta	neous start signal is inpu	t to CSTA terminal.			
			-		
RENV1.PCSM RMD.MPCS P	CSn terminal	CSTA terminal			
0 0 G	General-purpose input	Simultaneous start			
0 1 S	tarts pulse count	Simultaneous start			
1 0 S	tarts own-axis	Shared input			
1 1 S	tarts own-axis	Shared input			
PCSn terminal status		<rsts.spcs< td=""><td>S(8)></td><td>[RSTS]</td><td>(R)</td></rsts.spcs<>	S(8)>	[RSTS]	(R)
1 : When "RMD.PCSL = 0", "PC	CSn = L level",			15	8
When "RMD.PCSL = 1", "PO	CSn = H level".				n
Own-axis start command		<sps< td=""><td>STA></td><td>[Comm</td><td>nand]</td></sps<>	STA>	[Comm	nand]
Simultaneous start signal is not o	output from CSTA termin	al; only own-axis starts.		2A	h

7-7. Simultaneous deceleration

7-7-1. Simultaneous deceleration signal (CSD)

When CSD terminal is connected, multiple axes can be simultaneously decelerated by linear interpolation operation.

"CSD = L level" can be output during FL constant speed or deceleration. (PRMD.MCDO = 1)

When "CSD = L level" is input, the target speed can be changed to FL speed. (PRMD.MCDE = 1)

The input logic of CSD terminal cannot be changed.

The status of CSD terminal can be confirmed by extension status (RSTS.SCSD).


<How to perform simultaneous decelerations>

Set "PRMD.MCDE = 1" for each of the axes that decelerates simultaneously, and start. Then, decelerate either interpolation axis such as by inputting a slow-down signal.

The interpolation axis during constant speed operation or during deceleration will output "CSD = L level". (RMD.MCDO = 1)

For other interpolation axes, turn ON simultaneous deceleration signal input to change the target speed to FL speed, and decelerate. (RMD.MCDE = 1)

To perform simultaneous decelerations, connect the LSIs as follows:



Input function(CSD)	<prmd.mcde(28)></prmd.mcde(28)>	[PRMD]	(R/W)
 You can decelerate own-axis by a deceleration start of the other axis. 0 : General-purpose input. The status of CSD terminal can be acquired with RSTS.SCSD bit. 1 : Change the target speed to FL speed with "CSD = L level". 		31 00-n(24 0 - - -
Output process(CSD)	<prmd.mcdo(29)></prmd.mcdo(29)>	[PRMD]	(R/W)
 You can decelerate the other axis by a deceleration start of own-axis. 0 : Simultaneous deceleration signal is not output from CSD terminal own-axis or during FL constant speed operation. 1 : Simultaneous deceleration signal is output from CSD terminal own-axis or during FL constant speed operation. 		31 0 0 n - (24 0 - - -
CSD terminal status	<rsts.scsd(4)></rsts.scsd(4)>	[RSTS]	(R)
1 : "CSD = L level".		7 n	0 - - -

7-8. Simultaneous stop

7-8-1. Simultaneous stop signal (CSTP)

When CSTP terminals are connected, multiple axes can be stopped at the same time.

"CSTP = L level" can be output when writing CMSTP (07h) command or occurring error stops. (PRMD.MSPO = 1)

Immediate stop if "CSTP = L level" and "RENV1.STPM = 0"; decelerate and stop if "RENV1.STPM = 1". (PRMD.MSPE = 1)

When stopped at "CSTP = L level", an error interrupt (REST.ESSP) is generated.

The input logic of CSTP terminal cannot be changed.

The status of CSTP terminal can be confirmed with extension status (RSTS.SSTP).

<How to perform simultaneous stops>

Set PRMD.MSPE = "1" for each of the axes to stop simultaneously, and start.

It stops simultaneously in any of the following three cases:

1) Writing CMSTP (07h) command

One-shot pulse with a pulse width of 8 cycles (0.4 μ s) of the CLK signal is output from CSTP terminal. (RMD.MSPO = 1)

Own-axis is stopped by re-entering the output "CSTP = L level". For other axis, input "CSTP = L level" and stop.


2) Supply an external hardware signal

Supply a hardware signal after driving the terminal with an open collector output (SN74LVC2G06 or equivalent).


 3) Error stop of axis that is set to output "CSTP = L level" One-shot pulse with a pulse width of 8 cycles (0.4 μs) of the CLK signal is output from CSTP terminal. (RMD.MSPO = 1) For other axis, input "CSTP = L level" and stop.

Even when CSTP terminal are connected, each axis can be stopped individually by stop command.

1. To perform simultaneous stop, connect the LSIs as follows.



2. To stop simultaneously from an external circuit, connect the LSIs as follows.



For simultaneous start signal, input one shot pulse whose pulse width is equal to or longer than 4 CLK signal (0.2 µs).

Input function(CSTP) <prmd.mspe(24)></prmd.mspe(24)>	[PRMD] (R/W)
Stops own-axis with error stop of other axis.	31 24
0 : General-purpose input.	00n
CSTP terminal status can be obtained by RSTS.SSTP bit.	
1 : Input simultaneous stop signal to CSTP terminal to decelerate to stop or stop immediately.	
Input process (CSTP) <renv1.stpm(19)></renv1.stpm(19)>	[RENV1] (R/W)
0 : Immediately stop	23 16
1 : Decelerate and stop.	n
Output at error stop function (CSTP) <pre><prmd.mspo(25)></prmd.mspo(25)></pre>	[PRMD] (R/W)
Stops other-axis with error stop of own-axis .	31 24
0: A one-shot pulse of negative logic is not output from CSTP terminal at error stop of own-axis .	00n-
Even in this case, it is possible to output a negative logic one shot pulse with CMSTP (07h) command.	
1: A one-shot pulse of negative logic is output from CSTP terminal at error stop of the	
own-axis .	
Output by stop command function <renv2.cspo(13)></renv2.cspo(13)>	[RENV2] (R/W)
The other axis can be stopped by stopping the own-axis by a stop command.	15 8
0: Negative logic one-shot pulse is not output from CSTP terminal by stopping the own-axis with stop command.	n
1: Negative logic one-shot pulse is output from CSTP terminal by stopping the own-axis with stop command. The condition is "RMD.MSPO = 1".	
CSTP terminal status <rsts.sstp(6)></rsts.sstp(6)>	[RSTS] (R)
1 : "CSTP = L level"	7 0 - n
Obtain error interrupt factor <rest.essp(3)></rest.essp(3)>	[REST] (R/W)
1 : Stopped at input of simultaneous stop signal.	7 0 n
Simultaneous stop command <cmstp></cmstp>	[Command]
A negative logic one-shot pulse is output from CSTP terminal.	07h
This signal also serves as the input to CSTP terminal.	
If the simultaneous stop signal is set, own-axis is also stopped.	

7-9. Emergency stop

7-9-1. Emergency stop signal (CEMG)

If CMEMG (05h) command is written or CEMG = L level, all the axes will stop immediately.

During error stop, error interrupt (REST.ESEM) is generated.

When error interrupt (REST.ESEM) on all axes, including stopped or unused, are cleared, it becomes "INT = H level".

While CEMG = L level, no axis will operate.

The logic of CEMG signal input terminal cannot be changed.

The status of CEMG signal input terminal can be confirmed by extension status (RSTS.SEMG).


CEMG terminal status	<rsts.semg(7)></rsts.semg(7)>	[RSTS]	(R)
1 : "CEMG = L level"		7 n	0 - - - -
Obtain error interrupt factor	<rest.esem(4)></rest.esem(4)>	[REST]	(R/W)
1 : "CEMG = L level, or CMEMG (05h) command is written.		7 	0
Emergency stop command	<cmemg></cmemg>	[Comm	nand]
Emergency stop of the all axes, and exits the operations mode.		05	h
Input noise filter (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG)	<renv1.fltr(26)></renv1.fltr(26)>	[RENV1]	(R/W)
0 : Recognizes pulse width equal to 0.1 μs or longer. 1 : Recognizes pulse width of the value set by RENV1.FTM bit or long	ger.	31 	24 - n
Input noise filter characteristics (PELn, MELn, SDn, ORGn, ALMn, INPn, CEMG)	<renv1.ftm(21, 20)=""></renv1.ftm(21,>	[RENV1]	(R/W)
00b:3.2 μs 01b:25 μs 10b:200 μs 11b:1.6 ms		23 n n -	16 - - -

Note: In emergency stop operations, the final pulse width cannot be secured and it may become triangular.

When it becomes triangular, the command position and machine position may be misaligned.

(The motor driver does not accept, only the command position counter counts.)

Therefore, after emergency stop, return to origin position and match the command position with the machine position.



7-10. Counters

7-10-1. Counter type and input specification

This LSI has one positioning counters (RPLS) and two counters per axis built-in.

The positioning counters copy the absolute value of RMV register at start and counts down at every command pulse output. While "RMD.MPCS = 1" (target position override 2) is being executed, it does not count down until pulse count start signal is input.

	COUNTER1 (RCUN1)	COUNTER2 (RCUN2)	Positioning Counter (RPLS)		
Counter type	Up/down counter		Up/down counter		
Bit length	32		32		32
Command pulse	Able to input		(For remaining pulse only)		
Encoder signal (EAn, EBn)	Able to	o input	-		

Inputs for counter 1 (RCUN 1) and counter 2 (RCUN 2) can be selected as shown in the table below.

Target of COUNTER 1(RCUN1)	<renv3.cis1(0)></renv3.cis1(0)>	[RENV3]	(R/W)
0 : Command position (Command pulse)		7	0
1 : Mechanical position (Encoder signal)			n
Target of COUNTER 2(RCUN2)	<renv3.cis2(1)></renv3.cis2(1)>	[RENV3]	(R/W)
0 : Mechanical position (Encoder signal)		7	0
1 : Command position (Command pulse)			- n -

The input specification of the encoder signal is selected from two ways as follows:

Input specification	Counting direction
90-degree phase difference mode; 1x, 2x and 4x.	Counts up when the phase of EA input is advanced. Counts down when the phase of EB input is advanced.
2-pulse mode	Count up at the rising edge of EA input, Count down at the rising edge of EB input

The counting direction of encoder signals can be reversed to the above.

In 90-degree phase difference mode, an error interrupt (REST.ESEE) is generated when EA terminal and EB terminal change at the same time.

In 2-pulse mode, an error interrupt (REST.ESEE) is generated when EA signal and EB signal rise at the same time.


Input noise filter(EAn, EBn, EZn)	<renv2.einf(18)></renv2.einf(18)>	[RENV2]	(R/W)
Selects the noise filter of EAn, EBn, EZn terminals.		23	16
0 : Recognizes signals with a pulse width of 0.1 μ s or longer.			n
1 : Rrecognizes signals with a pulse width of $0.15\mu s$ or longer.			
Input specification (EAn, EBn)	<renv2.eim(17, 16)=""></renv2.eim(17,>	[RENV2]	(R/W)
00b : 90-degree phase difference mode 1 x is selected.		23	16
01b : 90-degree phase difference mode 2 x is selected.			· - n n
10b : 90-degree phase difference mode 4 x is selected.			
11b : 2-pulse mode is selected.			
Reverse counting direction(EAn, EBn)	<renv2.edir(19)></renv2.edir(19)>	[RENV2]	(R/W)
0: Becomes forward direction		23	16
1: Becomes reverse direction		r	ו
Input stop (EAn, EBn)	<renv2.eoff(14)></renv2.eoff(14)>	[RENV2]	(R/W)
Set input function of EAn and EBn terminals		15	8
0 : Input of encoder signal is enabled		- n	
1 : Input of encoder signal is disabled			
It does not detect input errors.			
Obtain error interrupt factor	<rest.esee(7)></rest.esee(7)>	[REST]	(R/W)
1 : Encoder signal input error occurred		7	0
		n ·	

When RENV2.EDIR = 0, encoder signal (EA/EB) input and count timing will be as follows.


1) When using input multiplied by one (1x) 90-degree phase difference signals)

EA				
EB				<u> </u>
Counter	<u>n</u>		n+1	n

2) When using input multiplied by two (2x) 90-degree phase difference signals



3) When using input multiplied by four (4x) 90-degree phase difference signals



7-10-2. Latch and clear (LTCn)

7-10-2-1. Latch 1, 2

RLTC1 register can latch, or latch & clear Counter 1 in 3 ways.

RLTC2 register can latch, or latch & clear Counter 2 in 3 ways.

1. When the counter latch signal to LTCn terminal is ON

2. When ORGn terminal is ON, or when EZn terminal is ON with origin return operation.

3. Write LTCH (29h) command

Input latch signal input specification can be selected with the RENV1 register.

The latch timing can be selected with the RENV 3 register.

An event interrupt (RIST.ISLT) can be generated when counter latch signal is ON and RCUN 1 register value is latched into RLTC 1 register. An event interrupt (RIST.ISLT) can also be generated when RCUN 2 register value is latched into the RLTC 2 register.

An event interrupt (RIST.ISOL) can be generated when origin signal is ON and the RCUN 1 register value is latched into the RLTC 1 register. An event interrupt (RIST.ISOL) can also be generated when RCUN 2 register value is latched into RLTC 2 register.

Counters 1 and 2 can be latched and cleared by writing CUN1R (20h) command or CUN2R (21h) command. It can also be latched and cleared even when the counter latch signal is ON.

If it is necessary to clear the counters 1 and 2 by an external signal, use the input of the counter latch signal.

Input specification(LTCn)	<renv1.ltcl(23)> [RENV1] (R/W</renv1.ltcl(23)>
0 : Falling edge.	23 1
1 : Rising edge.	n
LTCn terminal status	<rsts.sltc(13)> [RSTS] (R)</rsts.sltc(13)>
1 : When "RENV1.LTCL=0", "LTCn = L level"	15
When "RENV1.LTCL=1", "LTCn = H level"	n

RLTC1 register counter latch by latch signal <renv3.lof1(5)></renv3.lof1(5)>	[RENV3] (R/W)
0 : Latched by input of counter latch signal.	7	0
1 : Not latched by input of counter latch signal.	n	· - -
Latch RLTC1 register by origin return operation. <renv3.cu1r(6)></renv3.cu1r(6)>	[RENV3] ((R/W)
0 : Not latched by origin return operation.	7	0
1 : Latched by origin return operation.	- n - - - -	• - -
Counter 1 (RCUN1) clear when latching to RLTC1 register. <pre><renv3.cu1l(4)></renv3.cu1l(4)></pre>	[RENV3] ((R/W)
0: Counter 1 (RCUN1) is not cleared simultaneously when latching to RLTC1 register.	7	0
1: Counter 1 (RCUN1) is cleared simultaneously when latching to RLTC 1 register	- - - n - -	• - -
RLTC 2 register counter latch by latch signal <renv3.lof2(9)></renv3.lof2(9)>	[RENV3] ((R/W)
0 : Latched by input of counter latch signal.	15	8
1 : Not latched by input of counter latch signal.		• n -
Latch RLTC 2 register by origin return operation. <renv3.cu2r(10)></renv3.cu2r(10)>	[RENV3] ((R/W)
0 : Not latched by origin return operation.	15	8
1 : Latched by origin return operation.	<u>- - - - </u> - r	ו - -
Counter 2 (RCUN2) clear when latching to RLTC2 register. <pre><renv3.cu2l(8)></renv3.cu2l(8)></pre>	[RENV3] ((R/W)
0: Counter 2 (RCUN2) is not cleared simultaneously when latching to RLTC2 register.	15	8
1: Counter 2 (RCUN2) is cleared simultaneously when latching to RLTC2 register.	<u> - - - - -</u>	· - n
Set event interrupt factor. <rirq.irlt(8)></rirq.irlt(8)>	[RIRQ] ((R/W)
1 : An interrupt is generated by latching the count value by inputting counter latch signal.	15	8
The target is RLTC1 register or RLTC2 register.	<u> - - - - - -</u>	· - n
If "RENV3.LOF1 = 1" and "RENV3.LOF2 = 1", no interrupt is generated.		
Obtain event interrupt factor <rist.islt(8)></rist.islt(8)>	[RIST] ((R/W)
Count value is latched by counter latch signal input.	15	8 · - n
Set event interrupt factor <rirq.irol(9)></rirq.irol(9)>	[RIRQ] ((R/W)
1 : When origin position signal turns ON, interrupt is generated.	15	8
When "RENV3.CU1R=0" and "RENV3.CU2R=0", no interrupt is generated.		• n -
This interrupt also occurs in operation modes other than origin return operation.		
Obtain event interrupt factor <rist.isol(9)></rist.isol(9)>	[RIST] ((R/W)
1 : Origin position signal turns ON.	15 	8 • n -
Counter 1 clear command <cun1r></cun1r>	[Commane	d]
Clear counter 1 (RCUN1).	20h	

Counter 2 clear command	<cun2r></cun2r>	[Command]
Clear counter 2 (RCUN2).		21h
Counter 1 & 2 latch command	<ltch></ltch>	[Command]
RCUN1 register value is latched in RLTC1 register and RCUN2 register value is RLTC2 register.	s latched in	29h

Note: When "RENV3.CU1L = 1" is set, RCUN1 register value after resetting may become "+1" or "-1". When "RENV3.CU2L = 1" is set, the RCUN2 register value after resetting may become "+1" or "-1". Be careful when detecting "0" by a comparator function.

7-10-2-2. Latches 3 and 4

RLTC3 register can latch counter 1 or counter 2 in 7different ways.

RLTC4 register can also latch counter 1 or counter 2 in seven different ways.

- 1. When trigger signal to LTCn terminal is ON
- 2. When trigger signal to ORGn terminal is ON
- 3. When trigger signal to EZn terminal is ON
- 4. When trigger signal to P4n terminal is ON
- 5. When trigger signal to P5n terminal is ON
- 6. When trigger signal to P6n terminal is ON
- 7. When trigger signal to P7n terminal is ON

The input specification and latch timing can be selected with RENV4 register.


Event interrupt (RIST.ISL3) can be generated when trigger signal is ON and RCUN 1 register value is latched to RLTC 3 register. Event interrupt (RIST.ISL3) can also be generated when RCUN 2 register value is latched to RLTC 3 register.

Event interrupt (RIST.ISL4) can be generated when trigger signal is ON and RCUN 1 register value is latched to RLTC4 register. Event interrupt (RIST.ISL4) can also be generated when RCUN 2 register value is latched to RLTC4 register.

In operation example 1: Selecting a value other than "invalid" (RENV4.L3T \neq 000b) as the trigger signal of RLTC3 register and selecting "RENV4.L3MD = 0" (latched only with the first trigger signal) as latch operation specification.

<Operation Example 1>

- Before writing LTC3E (3Ch) command, the trigger signal is ON and will not latch. (1) RSTS.SL3C bit and RSTS.SL3F bit also do not change.
- 2. Monitor the trigger signal by writing LTC3E (3Ch) command.
- After writing LTC3E (3Ch) command, the trigger signal is ON and latched. (2)
 RSTS.SL3C bit and RSTS.SL3F bit change.
- 4. Do not latch trigger signal from the second time on. RSTS.SL3C bit and RSTS.SL3F bit also do not change.
- 5. By writing LTC3D (3Eh) command, monitoring of trigger signals is terminated. Clear RSTS.SL3C bit and RSTS.SL3F bit.
- 6. When writing LTC3E (3Ch) command again, monitoring of trigger signals is resumed.
- 7. After writing LTC3E (3Ch) command, trigger signal is ON and latched.(3)RSTS.SL3C bit and RSTS.SL3F bit change.




Operation example 2: Selecting a value other than "invalid" (RENV4.L3T \neq 000b) as the trigger signal of RLTC3 register and selecting "RENV4.L3MD = 1" (latched with every trigger signal) as latch operation specification .

<Operation Example 2>

1. Before writing LTC3E (3Ch) command, the trigger signal is ON and will not latch.	(1)
RSTS.SL3C bit and RSTS.SL3F bit also do not change.	
2. Start monitoring trigger signals by writing LTC3E (3Ch) command.	
3. After writing LTC3E (3Ch) command, the trigger signal is ON and latches .	(2)
RSTS.SL3C bit and RSTS.SL3F bit change.	
4. Latch the second trigger signal ON	(3)
RSTS.SL3C bit does not change.	
RSTS.SL3F bit performs toggle changes.	
5. Latch trigger signals ON will be latched from this time on.	(4)
RSTS.SL3C bit does not change.	
RSTS.SL3F bit performs toggle changes.	
6. By writing LTC3D (3Eh) command, monitoring of trigger signals is terminated.	
Clear RSTS.SL3C bit and RSTS.SL3F bit.	

- 7. When writing LTC3E (3Ch) command again, monitoring of trigger signals is resumed.
- 8. After writing the LTC3E (3Ch) command, trigger signal is ON and latched. RSTS.SL3C bit and RSTS.SL3F bit change.



(5)

Counter to latch to RLTC3 register <renv4.l3dt(4)></renv4.l3dt(4)>	[RENV4] (R/W)
0 : Select Counter 1 (RCUN1).	7 0
1 : Select Counter 2 (RCUN2).	- - n - - - - - - - - - - - - - - - -
Input terminal for the trigger signal latched to RLTC3 register <pre><renv4.l3t(2 0)="" to=""></renv4.l3t(2></pre>	[RENV4] (R/W)
000 : Invalid001 : LTCn terminal010 : ORGn terminal011 : EZn terminal100 : P4n terminal101 : P5n terminal110 : P6n terminal111 : P7n terminal	7 0 n n n
Input specification for the trigger signal to latch to RLTC3 register <pre><renv4.l3tl(3)></renv4.l3tl(3)></pre>	[RENV4] (R/W)
0 : Falling edge	
1 : Rising edge	<u> - - - n - - -</u>
Latching specification of RLTC3 register. <renv4.l3md(5)></renv4.l3md(5)>	[RENV4] (R/W)
0 : Latched only by the first trigger signal.	7 0
1 : Latched by every trigger signal.	<u> - - n - - - - -</u>
Input noise filter characteristics of trigger signal latched to RLTC 3 <renv4.l3f(7, 6)=""> register</renv4.l3f(7,>	[RENV4] (R/W)
00b : Recognizes signals with pulse width of 01b : Recognizes signals with pulse width of 0.1 μs or longer.Recognizes signals with pulse width of 3.2 μs or longer.	7 0 n n
10b :Recognizes signals with pulse width of 11b :Recognizes signals with pulse width of 25 µs or longer.25 µs or longer.200 µs or longer.	
In addition, it does not affect the setting of RENV1.FLTR bit or RENV2.EINF bit.	
Monitoring status of trigger signal for RLTC3 register latching <rsts.sl3e(17)></rsts.sl3e(17)>	[RSTS] (R)
0 : Do not monitor the trigger signal for RLTC3 register latching.	2 1 3 6
1 : Monitor the trigger signal for RLTC3 register latching.	0 n -
Monitoring status of trigger signal for RLTC3 register latching <rsts.sl3c(18)></rsts.sl3c(18)>	[RSTS] (R)
0 : Do not latch by RLTC3 register.	2 1 3 6
1 : Latch equal to or more than once by RLTC3 register.	0 n
Change or not change of RLTC3 register. <pre><rsts.sl3f(bit19)></rsts.sl3f(bit19)></pre>	[RSTS] (R)
Each time RLTC3 register value is changed, it toggles to change	2 1 3 6 0 n
Start monitoring of trigger signals. (RLTC3) <ltc3e></ltc3e>	[Command]
Start monitoring trigger signals for RLTC3 register latching.	3Ch
End monitoring of trigger signal(RLTC3) <ltc3d></ltc3d>	[Command]
End monitoring trigger signals for RLTC3 register latching.	3Eh

Counter to latch to RLTC4 register. <renv4.l4dt(12< td=""><td>)> [RENV4] (R/W)</td></renv4.l4dt(12<>)> [RENV4] (R/W)
0 : Select Counter 1 (RCUN1). 1 : Select Counter 2 (RCUN2).	15 8
Input terminal for the trigger signal latched to RLTC4 register <pre></pre> <pre><!--</td--><td>)> [RENV4] (R/W)</td></pre>)> [RENV4] (R/W)
000 : Invalid00 : LTCn terminal010 : ORGn terminal011 : EZn terminal100 : P4n terminal101 : P5n terminal110 : P6n terminal111 : P7n terminal	15 8 n n n
Input specification for the trigger signal latched to RLTC4 register <renv4.l4tl(11< td=""><td>)> [RENV4] (R/W)</td></renv4.l4tl(11<>)> [RENV4] (R/W)
0 : Falling edge 1 : Rising edge	15 8
Latching specification of RLTC4 register. RENV4.L4MD(13)> [RENV4] (R/W)
0 : Latched only by the first trigger signal. 1 : Latched by every trigger signal.	15 8 n
Input noise filter characteristics of trigger signal latched to RLTC 4 	[RENV4] (R/W)
 register 00b : Recognizes signals with pulse width 01b : Recognizes signals with pulse width of of 0.1 µs or longer. 10b : Recognizes signals with pulse width 11b : Recognizes signals with pulse width of of 25 µs or longer. In addition, it does not affect the setting of RENV1.FLTR bit or RENV2.EINF bit. 	15 8 n n
Monitoring status of trigger signal for RLTC4 register latching <pre></pre>)> [RSTS] (R)
0 : Do not monitor the trigger signal for RLTC4 register latching.1 : Monitor the trigger signal for RLTC4 register latching.	23 16 0 n
Monitoring status of trigger signal for RLTC4 register latching <rsts.sl4c(21< td=""><td>)> [RSTS] (R)</td></rsts.sl4c(21<>)> [RSTS] (R)
0 : Do not latch by RLTC4 register. 1 : Latch equal to or more than once by RLTC4 register.	23 16 0 - n
Change or not change of RLTC4 register. <pre><rsts.sl4f(22< pre=""></rsts.sl4f(22<></pre>)> [RSTS] (R)
Each time RLTC4 register value is changed, it toggles to change	23 16 0 n
Start monitoring of trigger signals. (RLTC4) <ltc4e< td=""><td>E> [Command]</td></ltc4e<>	E> [Command]
Start monitoring trigger signals for RLTC4 register latching.	3Dh
End monitoring of trigger signal(RLTC4) <ltc4< td=""><td>)> [Command]</td></ltc4<>)> [Command]
End monitoring trigger signals for RLTC4 register latching.	3Fh

7-10-3. Operation stop and input stop

Counters 1 and 2 have count stop operations (RENV3.CU1H, RENV3.CU2H) and input stop (PRMD.MCCE, RENV2.EOFF).

To stop counting operation, Counter 1 (RCUN1) and Counter 2 (RCUN2) can be stopped separately. To stop counting input, the counter that selects the corresponding input will stop.

In the operation mode of timer (RMD.MOD = 47h), the counter that selects command position for counting will stop. The counter that selects a machine position as the count target reflects a count stop operation and an input stop.

If you select command position as the count target and select "RENV1.PMSK=1" (stop to output command pulses), command pulses are not output. If stopping to count is not selected, the counter counts.

Count of COUNTER 1(RCUN1)	<renv3.cu1h(2)> [RENV3] (F</renv3.cu1h(2)>	R/W)
0 : Count the target to be counted.	7	0
1 : Do not count the target to be counted.	- - - - n	
Count of COUNTER 2(RCUN2)	<renv3.cu2h(3)> [RENV3] (F</renv3.cu2h(3)>	R/W)
0 : Count the target to be counted.	7	0
1 : Do not count the target to be counted.	<u> n -</u>	
Count of Command pulse	<prmd.mcce(11)> [PRMD] (F</prmd.mcce(11)>	R/W)
0 : Count Command pulse.	15	8
1 : Do not count Command pulse.	<u> n -</u>	
Input encoder signals.(EAn and EBn)	<renv2.eoff(14)> [RENV2] (F</renv2.eoff(14)>	R/W)
0 : Encoder signal input is enabled.	15	8
1 : Encoder signal input is disabled.	<u>- n</u>	
Command pulse output	<renv1.pmsk(31)> [RENV1] (F</renv1.pmsk(31)>	R/W)
0 : Command pulse is output	31	24
1 : Command pulse is not output.	n	

7-11. Comparators

7-11-1. Comparator types and the functions

This LSI has four built-in 32-bit comparators per axis.

Comparator 1 compares the setting value in the Comparator 1 (RCMP1) with COUNTER 1 (RCUN1). Comparator 2 compares the setting value in the Comparator 2 (RCMP2) with COUNTER 2 (RCUN2).

Comparator 3 and 4 is for software limit only. As for how to use comparators 3 and 4, see "<u>7-11-3. Software limit function</u>".

The comparison conditions (RENV3.C1S, RENV3.C2S) of comparators 1 and 2 can be selected from three types ("=", ">", "<"). The comparison result can be output from CP1 terminal and CP2 terminal.

Event interrupt (RIST.ISC1, RIST.ISC2) can be generated when the comparison condition is met.

Comparators 1 and 2 can also be used for ring count function and synchronous start function.

For the explanation of the ring count function, see "7-11-2. Ring count function".

For the explanation of the synchronous start function, please refer to "<u>7-12-2. Start by internal synchronous signal</u>".

Comparison condition for Comparator 1	<renv3.c1s(13, 12)=""></renv3.c1s(13,>	[RENV3]	(R/W)
00b: Do not use Comparator 1		15	8
01b: Select "RCMP 1 register value = RCUN 1 register value".		- - n n -	· - - -
10b: Select "RCMP 1 register value > RCUN 1 register value".			
11b: Select "RCMP 1 register value < RCUN 1 register value".			
Comparison condition for Comparator 2	<renv3.c2s(15, 14)=""></renv3.c2s(15,>	[RENV3]	(R/W)
00b: Do not use Comparator 2		15	8
01b: Select "RCMP 2 register value = RCUN 2 register value".		nn	
10b: Select "RCMP 2 register value > RCUN 2 register value".			
11b: Select "RCMP 2 register value < RCUN 2 register value".			
Set an event interrupt factor	<rirq.irc1(6)></rirq.irc1(6)>	[RIRQ]	(R/W)
1 : Interrupt is generated when the condition of Comparator 1 is me	t.	7 - n	0 - - -
Set an event interrupt factor	<rirq.irc2(7)></rirq.irc2(7)>	[RIRQ]	(R/W)
1 : Interrupt is generated when the condition of Comparator 2 is me	·t.	7 n	0

Obtain an event interrupt factor	<rist.isc1(6)></rist.isc1(6)>	[RIST] (R/W)
1 : Condition of Comparator 1 is met.		7 0 - n
Obtain an event interrupt factor	<rist.isc2(7)></rist.isc2(7)>	[RIST] (R/W)
1 : Condition of Comparator 2 is met.		7 0 n
Obtain comparator 1 status	<msts.scp1(8)></msts.scp1(8)>	[MSTS] (R)
0 : Condition of Comparator 1 is not met.		15 8
1 : Condition of Comparator 1 is met.		n
Obtain comparator 2 status	<msts.scp2(9)></msts.scp2(9)>	[MSTS] (R)
0 : Condition of Comparator 2 is not met.		15 8
1 : Condition of Comparator 2 is met.		n -
Function of P3/CP1 terminal	<renv2.p3m(7, 6)=""></renv2.p3m(7,>	[RENV2] (R/W)
00b : General-purpose input		7 0
01b : General-purpose output		n n
10b : Negative logic output of CP1(condition of Comparator 1 is met)		
11b : Positive logic output of CP1(condition of Comparator 1 is met)		
Function of P4/CP2 terminal	<renv2.p4m(9, 8)=""></renv2.p4m(9,>	[RENV2] (R/W)
00b : General-purpose input		15 8
01b : General-purpose output		n n
10b : Negative logic output of CP2 (condition of Comparator 2 is met)		
11b : Positive logic output of CP2 (condition of Comparator 2 is met)		

7-11-2. Ring count function

COUNTER 1 and COUNTER 2 can be set for the ring count function to control a rotating table.

When using the ring count function, set positive numbers to RCMP1 register and RCMP2 register.

When "RENV3.C1RM = 1" (ring counter) is set in COUNTER 1 (RCUN1), the LSI can perform the following operations.

- Count value will be "0" when the counter counts up from the "set value in RCMP1 register".

- Count value will be equal to the value in RCMP1 register when the counter counts down from "0".

When "RENV3.C2RM = 1" (ring counter) is set in COUNTER 2 (RCUN2), the LSI can perform the following operations.

- Count value will be "0" when the counter counts up from the "set value in RCMP2 register".

- Count value will be equal to the value in RCMP2 register when the counter counts down from "0"

Ring counter for COUNTER 1 (RCUN1)	<renv3.c1rm(7)></renv3.c1rm(7)>	[RENV3] (R/W)
0 : Do not operate the ring counter using Comparator 1.1 : Operate the ring counter using comparator 1.		7 0 n
Ring counter for COUNTER 2 (RCUN2)	<renv3.c2rm(11)></renv3.c2rm(11)>	[RENV3] (R/W)
0 : Do not operate the ring counter using Comparator 2.1 : Operate the ring counter using comparator 2.		15 8 n

The feeding amount (PRMV) for positioning operation can be out of the range of "0" to "comparator

comparison value (RCMP1, 2)".

For example, if you set "RCUN1 = 0", "RCMP1 = 3599", "RENV3 = 80 h", "PRMD.MOD = 41h", "PRMV =

7200" for a rotating table of 3600 pulses per rotation, the table rotates 2 times and RCUN1 becomes 0.

Note: Change the counter value in the range from "0" to "RCMPn register set value" before setting it as a ring counter.

If the counter value is out of the range, it will not operate properly.

To use COUNTER 1 (RCUN1) as a ring counter, set it to "RENV3.C1S = 00b". To use COUNTER 2 (RCUN2) as a ring counter, set it to "RENV3.C2S = 00b".


[Setting example]

RCUN1 = 0	Clear COUNTER 1 (RCUN1) to "0".

RCMP1 = 4Counting range is 0 to 4.

RENV3 = 00000080hCOUNTER 1(RCUN1) is used for a ring counter operation.(RENV3.C1RM = 1)

Comparator 1 is not used.(RENV3.C1S = 00b)



7-11-3. Software limit function

In addition to hardware limit switch operations by positive or negative direction signal, you can use software limit operations.

Comparator 3 comparison value (RCMP 3) is the positive direction software limit value (PSL). Comparator 4 comparison value (RCMP 4) is the negative direction software limit value (MSL).

Counter for software limit controls can be selected (RENV3.SLCU) from COUNTER 1 (RCUN1) and COUNTER 2 (RCUN2). By comparing the selected counter value with the software limit value, an event or error interrupt can be generated.

An event interrupt can be generated by selecting "RENV3.SLM = 01b" for software limit function. A positive direction event interrupt (RIST.ISPS) is generated when the selected counter value exceeds PSL (RCMP 3). An event interrupt (RIST.ISMS) on the minus side is generated when the selection counter value is less than MSL (RCMP4). Even if an event interrupt occurs, operation will not stop.

An error interrupt can be generated by selecting "RENV3.SLM = 10b" or "RENV3.SLM = 11b" for software limit function. When the selected counter value exceeds PSL (RCMP3), a positive direction error interrupt (REST.ESPS) is generated. When the selected counter value is less than MSL (RCMP 4), an error interrupt (REST.ESMS) in the negative direction is generated.

When an error interrupt is generated, it stops immediately if "RENV3.SLM = 10b", operation decelerates and stops if "RENV3.SLM = 11b". In the case of FL constant speed start or FH constant speed start, the operation stops immediately.

The status of the software limit can be checked with the main status (MSTS.SCP3, MSTS.SCP4). Selection of software limit function (RENV3. SLM) does not matter.

"MSTS.SCP 3 = 1" when the selected counter value exceeds PSL (RCMP 3).


"MSTS.SCP 4 = 1" when the selected counter value is less than MSL (RCMP 4).

[Setting example]

RENV3=00C0000h : Select counter 1 (RCUN 1) for software limit control counter (RENV 3. SLCU = 0) Select deceleration stop by error interrupt (RENV3.SLM = 11b) for software limit function.

RCMP3= 100,000 : Positive direction software limit value (PSL)

RCMP4=-100,000 : Negative direction software limit value (MSL)



Software limit function <renv3.slm(23, 22)=""></renv3.slm(23,>	[RENV3]	(R/W)
00b : Operation does not stop at software limit positions, and no interrupt is generated.	23	16
01b : Operation does not stop at software limit positions, and an event interrupt is generated.	nn	<u> - - -</u>
10b : Operation stops immediately at software limit positions, and an error interrupt is		
generated.		
11b : Operation decelerates and stops at software limit positions, and an error interrupt is		
generated.		
Selection of software limit control counter. <renv3.slcu(24)></renv3.slcu(24)>	[RENV3]	(R/W)
0 : COUNTER 1 (RCUN1) is selected.	31	24
1 : COUNTER 2 (RCUN2) is selected.	00000	
Obtain event interrupt factor. <rist.isps(14)></rist.isps(14)>	[RIST]	(R/W)
1 : A software limit signal in positive direction is detected.	15	8
Event interrupt is generated when "RENV3.SLM=01b".	- n	<u></u>
Obtain event interrupt factor. <rist.isms(15)></rist.isms(15)>	[RIST]	(R/W)
1 : A software limit signal in negative direction is detected.	15	8
Event interrupt is generated when "RENV3.SLM=01b".	n	
Obtain error interrupt factor. <rest.esps(9)></rest.esps(9)>	[REST]	(R/W)
1 : Operation stopped due to positive direction software limit signal detection.	15	8
Error interrupt is generated when "RENV3.SLM=10b" and "RENV3.SLM=11b".		- n -
Obtain error interrupt factor. <rest.esms(10)></rest.esms(10)>	[REST]	(R/W)
1 : Operation stopped due to negative direction software limit signal detection.	15	8
Error interrupt is generated when "RENV3.SLM=10b" and "RENV3.SLM=11b".		n
Obtain software limit status. <msts.scp3(10)></msts.scp3(10)>	[MSTS]	(R)
0 : Software limit control counter value is equal to or less than RCMP3 register value.		0
1 : Software limit control counter value exceeds RCMP3 register value.	15 0 - - 0 -	8 n
Comparison result monitor of comparator for software limit detection for positive direction.		
Obtain software limit status. <msts.scp4(11)></msts.scp4(11)>	[MSTS]	(R)
0 : Software limit control counter value is equal to or more than RCMP4 register value.	15	0
1 : Software limit control counter value is less than RCMP4 register value.	15 0 - - 0 n	8 - - -
Comparison result monitor of comparator for software limit detection for negative direction.		

7-12. Synchronous starting

There are two types of start that synchronize with motions of other axes.

7-12-1. Start by stopping the target axis.

When "PRMD.MSY = 11b" is selected for start timing and start, RSTS.CND becomes "0100"b.

After that, if any target axis (RMD.MAX) starts and all target axes stop, the own-axis will start.

Start timing	<prmd.msy(19, 18)=""></prmd.msy(19,>	[PRMD]	(R/W)
11b : Operation will start by stopping the targ	get axis (RMD.MAX).	23 r	16 n n
Select the target axis to check the stop.	<prmd.max3 0(23="" 20)="" to=""></prmd.max3>	[PRMD]	(R/W)
In case of "RMD.MSY = 11b", select the targ	et axis to check stopping.	23	16
MAX0 = 1 : X-axis	MAX1 = 1 : Y-axis	n n n -	· - - -
MAX2 = 1 : Z-axis	MAX3 =1 : U-axis		
Obtain motion status	<rsts.cnd(3 0)="" to=""></rsts.cnd(3>	[RSTS]	(R)
0011b : Wait for stop of the target axis.		7 - - - - r	0 1 n n n

[Setting example]

- (1) Set "PRMD.MSY = 11b" on U-axis. (Start by stopping the target axis)
- (2) Set "PRMD.MAX = 0011b" on U-axis. (When both X and Y axes stop)
- (3) Write start command to U-axis. (U-axis will not start.)
- (4) Write start command to X-axis. (X-axis will start.)
- (5) Write start command to Y-axis. (Y-axis will start.)
- (6) After both X and Y axes stop, U-axis will start.

[Operation example]

X-axis BSY	Stopping	Operating		Stopping
Y-axis BSY	Stopping	Operating		Stopping
U-axis BSY	Stopping		Operating	Stopping

If any one of target axes starts and stops, the own-axis will start even if the remaining target axes do not start and remain stopped.

In [setting example], U-axis starts by X-axis stopping even though Y-axis has not started before X-axis stops.

7-12-2. Start by internal synchronous signal

When "PRMD.MSY = 10b" is selected for start timing and start, RSTS.CND becomes "0011b". After that, when an internal synchronous signal is output from the target axis (RENV3.SYI), the own-axis starts.

There are 6 types of output condition (RENV3.SYO) for the internal synchronous signal.

Event interrupts (RIST.ISUS, ISUE, ISDS, ISDE, ISC1, and ISC2) related to output conditions can be generated.


Start timing	<prmd.msy(19, 18)=""></prmd.msy(19,>	[PRMD]	(R/W)
10b : Start with internal synchronous signal (F	RENV3.SYI).	23 n	16 n - -
Output condition of internal synchronous sign	al. <renv3.syo(19 16)="" to=""></renv3.syo(19>	[RENV3]	(R/W)
0001b : Comparator 1 condition is met. 1000b : When acceleration starts. 1010b : When deceleration starts. Other : Internal synchronization signal is not o	0010b : Comparator 2 condition is met. 1001b : When acceleration ends. 1011b : When deceleration ends. putput.	23 n	16 n n n
Target of input of internal synchronization sign	nal <renv3.syi(21, 20)=""></renv3.syi(21,>	[RENV3]	(R/W)
00b : Internal synchronous signal output by X-axis.	01b : Internal synchronous signal output by Y-axis.	23 nn -	16
10b : Internal synchronous signal output by Z-axis.	11b : Internal synchronous signal output by U-axis.		
Obtain operation status.	<rsts.cnd(3 0)="" to=""></rsts.cnd(3>	[RSTS]	(R)
0011b : Wait for input of internal synchronous	s signal.	7 n	0 n n n

The following is setting examples of using acceleration completion as an internal synchronous signal.

[Setting example 1]

After setting steps 1) to 3) below, write start commands to X- and Y- axes so that Y-axis will start. When the acceleration of Y-axis completes, X-axis will start.

- Set "PRMD.MSY = 10b". (Internal synchronous signal) as the start timing of X-axis.
- Set "RENV3.SYI = 01b" (Y-axis) as the input target of X-axis.
- Set "RENV3.SYO=1001b" (Acceleration completes) as the output condition of Y-axis.




Example 2 shows how to use satisfaction of comparator condition as an internal synchronization signal.

[Setting Example 2]

After setting step 1) to 5) below, write start commands to X- and Y-axes so that Y-axis will start.

- 1) Set "PRMD.MSY = 10b" (internal synchronous signal) for X-axis start timing.
- 2) Set "RENV3.SYI = 01b" (Y-axis) as the input target of X-axis.
- 3) Set "RENV3.SYO = 0001b" (Comparator 1 is met) as the output condition of Y-axis.
- Set "RENV3.C1S = 01b" ("RCMP1 register value = RCUN1 register value") as the comparison condition of Comparator 1 of Y-axis.
- 5) Set "RCMP1 = 1000" (1000) to the comparison value of Comparator 1 of Y-axis.



Note: In the example above, if you set "PRMVy = 2000" and "PRMVx = 1000", it becomes "RCUN1x = 1" when "RCUN1y = 1000".

Therefore, it becomes "RCUN1x = 1000", when "RCUN1y = 1999", so that X-axis stops 1 pulse short of Y-axis.

If you want "RCUN1 x = 1000" when "RCUN1y = 2000", set the Comparator 1 comparison condition to "RENV3.C1S = 11b" ("RCMP 1 register value < RCUN 1 register value") or "RCMP1y = 1001".

7-13. Interrupt (INT) function

This LSI can output an interrupt requesting signal (INT = L level) from INT terminal.

Interrupt signal is output triggered by 11 types of errors, 20 types of events, and 1 type of change from operating to stop; totaling 32 types.

"INT = L level is output unconditionally if it is triggered by error interrupt factors.

If it is triggered by event interrupt factors, it becomes INT = L level under the condition set in RIRQ or RENV3 registers. If it is triggered by stop interrupt factors, it becomes INT = L level under the condition set in RENV2.IEND bit.

There is no distinction between normal stops and error stops in stop interrupt factors.

Normal stop interrupts are also included in the event interrupt factors, but read processing of RIST register is required. If it is not necessary to distinguish between normal stop and error stop, stop interrupt (MSTS.SENI) can be used

Interrupt request signal continues to be output until all the factors of all the axe (INTs generating interrupts are cleared. The timing of clearing the interrupt factor is shown in the following table.

Interrupt factor	When "RENV2.MRST = 0"(Automatic clear by reading)	"RENV2.MRST = 1"(Manual clear by reading)
REST register	When writing RREST (F2h) command	When writing WREST (B2h) command
RIST register	When writing RRIST (F3h) command	When writing WRIST (B3h) command
MSTS.SENI bit	When reading the main status (MSTS)	When writing SENIR (2Dh) command

To determine the axis and type of interrupt occurred, follow the procedures below:

- 1) Read the main status of X-axis and check whether bit 2, 4, or 5 is "1."
- 2) If "MSTS.SENI = 1" (bit 2), a stop interrupt has occurred.

When "RENV2.MRST = 1", execute SENIR (2Dh) command and clear the corresponding bit.

- 3) If "MSTS.SERR = 1" (bit 4), read REST to identify the error interrupt factor.
 When "RENV2.MRST = 1", execute WREST (B2h) command, write "1" to the corresponding bit, and
- 4) If "MSTS.SINT = 1" (bit 5), read RIST to identify the event interrupt factor.

When "RENV2.MRST = 1", execute WRIST (B3h) command, write "1" to the corresponding bit, and clear.

5) Repeat the steps 1) to 4) above for the rest of axes.

By the above procedure, determine the interrupt factors and set "INT = H level".

Note:

clear.

 In parallel bus I/F, reading the register with the interrupt routine will change the contents of I/O buffer. Since the I/O buffers are common, when the interrupt routine by "INT = L level" is activated during the register reading and writing in the main routine, it affects the processing of the main routine. In the interrupt routine, take countermeasures for exclusive control such as reading the contents of I/O buffer first and then writing the original contents after interrupt processing.

- 2: While processing all axes in steps 1) to 4) above, it is possible that another interrupt may occur on an axis whose process has completed. When the CPU interrupt reception mode is set to edge triggering, the new interrupt will not be accepted. Read the main status of all axes again and check "INT = H level" before exiting the interrupt routine is completed.
- 3: When not using INT terminal, leave it open. Even if some LSIs are used, INT terminals cannot be connected with each other by wired-OR connection. (INT≠ Hi-z)

Output of interrupt requesting signals can be stopped with "RENV1.INTM = 1".

When the interrupt request signal output is stopped, it will not change to "INT = L level" when an interrupt occurs.

Main status and interrupt factor register can change.

When "RENV1.INTM = 0" is set while interrupt is occurring, INT changes to L level.

Obtains interrupt status	<msts.sint(5), msts.seni(2)="" msts.serr(4),=""></msts.sint(5),>	[MSTS] (R)
SENI = 1 : Stop interrupt occurred. SERR = 1 : Error interrupt occurred. SINT = 1 : Event interrupt occurred.		7 0 n n - n
Outputs interrupt requesting signal	<renv1.intm(29)></renv1.intm(29)>	[RENV1] (R/W)
 0 : "INT = L level" is output when an ir 1 : "INT = L level" is not output when a Main status and interrupt factor reg 	an interrupt occurs.	31 24 n
Stop interrupt (MSTS.SEND)	<renv2.iend(30)></renv2.iend(30)>	[RENV2] (R/W)
 0 : Stop interrupt will not occur. 1 : Stop interrupt will occur. It becomes "INT = L level" when st 	opped regardless of normal stop or error stop.	31 24 - n
How to reset interrupt factors.	<renv2.mrst(31)></renv2.mrst(31)>	[RENV2] (R/W)
0:Automatic clear by reading. 1:Manual clear by writing.		31 24 n
Obtains error interrupt factor.	<rrest></rrest>	[Command]
Read out REST register value to I/O b	uffer.	F2h
Obtains event interrupt factor	<rrist></rrist>	[Command]
Read out RIST register value to I/O bu	uffer.	F3h
Sets event interrupt factor.	<wrirq></wrirq>	[Command]
Writes I/O buffer data into RIRQ regist	ter.	ACh
Clears error interrupt factor.	<wrest></wrest>	[Command]
Writes I/O buffer data into REST regis	ter.	B2h
Clears event interrupt factor.	<wrist></wrist>	[Write command]
Write I/O buffer data into RIST registe	r.	B3h
Clears stop interrupt.	<senir></senir>	[Command]
Clears MSTS.SENI bit (stop interrupt)		2Dh

7-13-1. Error interrupt factors

Error interrupt factor	ŀ	REST
<interrupt "1".="" bit="" corresponding="" factor="" is="" occurs="" the="" when=""></interrupt>	Position	Name
Stopped by positive direction end limit signal turned ON.	0	ESPL
Stopped by negative direction end limit signal turned ON.	1	ESML
Stopped by alarm signal ON, or alarm signal turned ON while stopping.		ESAL
Stopped by Simultaneous stop signal turned ON.		ESSP
Emergency stop signal turns ON, or write CEMEMG (05h) command.	4	ESEM
Stopped by slow-down signal turned ON.	5	ESSD
Stopped due to buffer counter's overflow of manual pulser signal.	6	ESPO
Encoder signal input error occurred.	7	ESEE
Input error of manual pulser signal occurred.	8	ESPE
Stopped by detecting the software limit on the positive side.	9	ESPS
Stopped by detecting the software limit on the negative side.	10	ESMS

7-13-2. Event interrupt factors

Event interrupt factor	RI	RQ	RIS	т
<makes "1"="" an="" and<br="" bit="" corresponding="" factor="" interrupt="" set="" the="" to="">to occur interrupts.></makes>	Position	Name	Position	Name
Stopped normally.	0	IREN	0	ISEN
Pre-register changed to write enabled.	1	IRNM	1	ISNM
Acceleration started.	2	IRUS	2	ISUS
Acceleration ended.	3	IRUE	3	ISUE
Deceleration started.	4	IRDS	4	ISDS
Deceleration ended.	5	IRDE	5	ISDE
Comparator 1 condition was met.	6	IRC1	6	ISC1
Comparator 2 condition was met.	7	IRC2	7	ISC2
The counter value was latched by input of counter latch signal.		IRLT	8	ISLT
Origin positon signal turned ON.		IROL	9	ISOL
Slow-down signal turned ON.		IRSD	10	ISSD
Input of positive direction switch signal changed.			11	ISPD
Input of negative direction switch signal changed.	11	IRDR	12	ISMD
Changed to "CSTA = L level".	12	IRSA	13	ISSA
Software limit on positive direction was detected.	-	-	14	ISPS
Software limit on negative direction was detected.	-	-	15	ISMS
Stopped during deceleration with "RENV2.ORM = 1".	13	IREZ	16	ISEZ
Started.	14	IRBY	17	ISBY
Count value was latched in RLTC3 register.	16	IRL3	18	ISL3
Count value was latched in RLTC4 register.	17	IRL4	19	ISL4

7-14. ID Monitor

The LSIs of this series have ID codes in order to distinguish it from other LSI products.

Review the ID code and check with the following procedures:

- 1. Write IDMON (03h) command to X-axis.
- 2. Write RRMG (D5h) command to X- axis.
- 3. Read I/O buffer of X-axis.
- 4. Check the upper 16-bits of the read data.

The ID code can be read only when IDMON (03h) command and RRMG (D5h) command are used continuously. If RRMG (D5h) command is used other than the above procedure, the ID code part will be "0". The ID codes are as shown in the table below.

LSI	ID code
PCL6115	03E0h
PCL6125	03F0h
PCL6145	0400h

ID code	<rmg.idcd(31 16)="" to=""></rmg.idcd(31>	[RMG] (R/W)
IDCD bit is in the RMG register. ID code can be read only immediately after IDMON (03h) comma Usually "0" can be read. Writing to this bit is ignored.	and.	31 24 n n 23 16 n n
ID code confirmation command	<idmon></idmon>	[Command]
Set ID code in the upper 16 bits of RMG register. The set ID code can be read only once with RRMG (D5h) comm It is cleared by writing commands other than IDMON (03h) comm		03h
Obtain RMG register	<rrmg></rrmg>	[Command]
Read out RMG register value to I/O buffer.		D5h

8. Electrical Characteristics

8-1. Absolute maximum ratings

Item	Symbol	Rating	Unit	Remark
Power supply voltage	V _{DD}	- 0.3 to + 4.0	V	-
Input voltage	V _{IN}	- 0.3 to + 7.0	V	-
Output current	I _{OUT}	- 30 to + 30	mA	-
Storage temperature	Tstg	- 65 to + 150	°C	-

8-2. Recommended operating conditions

Item	Symbol	Rating			Unit	Remark
		Min.	Тур.	Max.		
Power supply voltage	V _{DD}	3.0	3.3	3.6	V	-
Ambient temperature	TJ	-40	-	+85	С°	No condensation

8-3. DC characteristics

8-3-1. PCL6115

Item	Symbol	Condition	Min.	Max.	Unit
Consumption current	I _{dd1}	CLK = 30 MHz, 1 axis at 15 Mpps, no load	-	37	mA
Input capacity	-	-	-	10	pF
L level input current	1	A0 to A2, D0 to D15, CLK	-1	-	
$(V_{IL} = GND)$	I	Input terminals other than the above (Note)	-125	-	uA
		$V_{IH} = V_{DD}$	-	1	
H level input current	I _{IH}	V _{IH} = 5.5 V		30	uA
L level input voltage	V _{IL}	-	-0.3	0.8	V
H level input voltage	V _{IH}	-	2.0	5.8	V
L level output voltage	V _{OL}	I _{OL} = 6 mA	-	0.4	V
H level output voltage	V _{OH}	I _{OH} = -6 mA	Vdd -0.4	-	V
L level output current	I _{OL}	$V_{OL} = 0.4 V$	-	6	mA
H level output current	I _{ОН}	$V_{OH} = V_{DD} - 0.4 V$	-6	-	mA
Internal pull up resistance	R _{PU}	Other than A0 to A2, D0 to D15, CLK	40	240	k-ohm

Note: Internal pull up resistors are integrated for safety when open.

Signs of current values refer to current flowing in (a positive value) or out (a negative value).

8-3-2. PCL6125

Item	Symbol	Condition	Min.	Max.	Unit
Consumption current	I _{dd2}	CLK = 30 MHz, 2 axes at 15 Mpps, no load	-	75	mA
Input capacity	-	-	-	10	pF
L level input current		A0 to A3, D0 to D15, CLK	-1	-	
$(V_{IL} = GND)$	IIL	Input terminals other than the above (Note)	-125	-	uA
H lovel input ourrent		$V_{IH} = V_{DD}$	-	1	
H level input current	I _{IH}	V _{IH} = 5.5 V		30	uA
L level input voltage	V _{IL}	-	-0.3	0.8	V
H level input voltage	V _{IH}	-	2.0	5.8	V
L level output voltage	V _{OL}	I _{OL} = 6 mA	-	0.4	V
H level output voltage	V _{OH}	I _{OH} = -6 mA	Vdd -0.4	-	V
L level output current	I _{OL}	$V_{OL} = 0.4 V$	-	6	mA
H level output current	I _{ОН}	$V_{OH} = V_{DD} - 0.4 V$	-6	-	mA
Internal pull up resistance	R _{PU}	Other than A0 to A3, D0 to D15, CLK	40	240	k-ohm

Note: Internal pull up resistors are integrated for safety when open.

Signs of current values refer to current flowing in (a positive value) or out (a negative value).

8-3-3. PCL6145


Item	Symbol	Condition	Min.	Max.	Unit
Consumption current	I _{dd4}	CLK = 30 MHz, 4 axes at 15 Mpps, no load	-	139	mA
Input capacity	-	-	-	10	pF
L level innut evenent		A0 to A4, D0 to D15, CLK	-1	-	
L level input current (V _{IL} = GND)	I _{IL}	Input terminals other than the above (Note)	-125	-	uA
H lovel input ourrent	1	$V_{IH} = V_{DD}$	-	1	
H level input current	I _{IH}	V _{IH} = 5.5 V	-	30	uA
L level input voltage	V _{IL}	-	-0.3	0.8	V
H level input voltage	V _{IH}	-	2.0	5.8	V
L level output voltage	V _{OL}	$I_{OL} = 6 \text{ mA}$	-	0.4	V
H level output voltage	V _{OH}	$I_{OH} = -6 \text{ mA}$	VDD -0.4	-	V
L level output current	I _{OL}	$V_{OL} = 0.4 V$	-	6	mA
H level output current	I _{OH}	$V_{OH} = V_{DD} - 0.4 V$	-6	-	mA
Internal pull up resistance	R_{PU}	Other than A0 to A4, D0 to D15, CLK	40	240	k-ohm

Note: Internal pull up resistors are integrated for safety when open.

Signs of current values refer to current flowing in (a positive value) or out (a negative value).

8-4. AC characteristics

8-4-1. Reference Clock



8-4-1-1. PCL6115

Item	Symbol	Min.	Max.	Unit
Reference clock frequency	f _{CLK}	-	30	MHz
Reference clock cycle	Τ _{CLK}	33	-	ns
Reference clock H level width	Т _{скн}	13	-	ns
Reference clock L level width	Т _{СКL}	13	-	ns

8-4-1-2. PCL6125

Item	Symbol	Min.	Max.	Unit
Reference clock frequency	f _{CLK}	-	30	MHz
Reference clock cycle	T _{CLK}	33	-	ns
Reference clock H level width	Т _{скн}	13	-	ns
Reference clock L level width	Т _{СКL}	13	-	ns


8-4-1-3. PCL6145

Item	Symbol	Min.	Max.	Unit
Reference clock frequency	f _{CLK}	-	30	MHz
Reference clock cycle	T _{CLK}	33	-	ns
Reference clock H level width	Т _{скн}	13	-	ns
Reference clock L level width	Т _{СКL}	13	-	ns


8-4-2. 16-bit I/F-1) 68000, etc.

Setting: IF1 terminal = L level, IF0 terminal = L level

<Read cycle>



<Write cycle>



8-4-2-1. PCL6115

ltem		Symbol	Condition	Min.	Max.	Unit
Address setup time	for LS ↑	T _{AS}	-	11	-	ns
Address hold time	for LS ↑	T _{SA}	-	0	-	ns
CS setup time	for LS \downarrow	T _{CSS}	-	0	-	ns
CS hold time	for LS ↑	T _{SCS}	-	1	-	ns
R/W setup time	for LS \downarrow	T _{RWS}	-	0	-	ns
R/W hold time	for LS ↑	T _{SRW}	-	0	-	ns
ACK ON delay time	for LS \downarrow	T _{SLAKR}	$C_{L} = 40 pF$	T _{CLK}	4•T _{CLK} +12	ns
ACK ON delay time	101 LS ↓	T _{SLAKW}	$C_{L} = 40 pF$	T _{CLK}	4•T _{CLK} +12	ns
	for LS ↑	T _{SHAKR}	$C_{L} = 40 pF$	-	16	ns
ACK OFF delay time	101 L5	T _{SHAKW}	$C_{L} = 40 pF$	-	16	ns
Data output prior time	for ACK \downarrow	T _{DAKLR}	$C_{L} = 40 pF$	T _{CLK}	-	ns
Data float delay time	for LS ↑	T _{SHD}	$C_L = 40 \text{ pF}$	-	21	ns
Data setup time	for LS \downarrow	T_{DSL}	-	14	-	ns
Data hold time	for ACK \downarrow	T _{AKDH}	-	0	-	ns

8-4-2-2. PCL6125

Item		Symbol	Condition	Min.	Max.	Unit
Address setup time	for LS \downarrow	T _{AS}	-	11	-	ns
Address hold time	for LS ↑	T _{SA}	-	0	-	ns
CS setup time	for LS \downarrow	T _{CSS}	-	1	-	ns
CS hold time	for LS ↑	T _{SCS}	-	0	-	ns
R/W setup time	for LS \downarrow	T _{RWS}	-	0	-	ns
R/W hold time	for LS ↑	T _{SRW}	-	0	-	ns
ACK ON delay time	for LS \downarrow	T _{SLAKR}	$C_L = 40 pF$	T _{CLK}	4∙T _{CLK} +12	ns
ACK ON delay time		T _{SLAKW}	$C_{L} = 40 pF$	T _{CLK}	4∙Т _{с∟к} +12	ns
ACK OFF delay time	for LS ↑	T _{SHAKR}	$C_{L} = 40 pF$	-	16	ns
ACK OFF delay liftle		T _{SHAKW}	$C_{L} = 40 pF$	-	16	ns
Data output prior time	for ACK \downarrow	T _{DAKLR}	$C_{L} = 40 pF$	T _{CLK}	-	ns
Data float delay time	for LS ↑	T _{SHD}	$C_{L} = 40 pF$	-	21	ns
Data setup time	for LS \downarrow	T _{DSL}	-	16	-	ns
Data hold time	for ACK \downarrow	T _{AKDH}	-	0	-	ns


8-4-2-3. PCL6145

Item		Symbol	Condition	Min.	Max.	Unit
Address setup time	for LS \downarrow	T _{AS}	-	11	-	ns
Address hold time	for LS ↑	T _{SA}	-	0	-	ns
CS setup time	for LS \downarrow	T _{CSS}	-	1	-	ns
CS hold time	for LS ↑	T _{SCS}	-	0	-	ns
R/W setup time	for LS \downarrow	T _{RWS}	-	0	-	ns
R/W hold time	for LS ↑	T _{SRW}	-	1	-	ns
ACK ON dolay time	for LS \downarrow	T _{SLAKR}	$C_{L} = 40 pF$	T _{CLK}	4∙Т _{с∟к} +13	ns
ACK ON delay time	101 L3 ↓	T _{SLAKW}	$C_{L} = 40 pF$	T _{CLK}	4∙Т _{с∟к} +13	ns
ACK OFF delay time	for LS ↑	T _{SHAKR}	$C_{L} = 40 pF$	-	17	ns
ACK OFF delay liftle	101 L3	T _{SHAKW}	$C_{L} = 40 pF$	-	17	ns
Data output prior time	for ACK \downarrow	T _{DAKLR}	$C_{L} = 40 pF$	T _{CLK}	-	ns
Data float delay time	for LS ↑	T _{SHD}	$C_{L} = 40 pF$	-	23	ns
Data setup time	for LS \downarrow	T _{DSL}	-	17	-	ns
Data hold time	for ACK \downarrow	T _{AKDH}	-	0	-	ns


8-4-3. 16-bit I/F-2 (H8, etc.)

Setting: IF1 terminal = L level, IF0 terminal = H level

<Read cycle>



<Write cycle>



8-4-3-1. PCL6115

Item	Symbol	Condition	Min.	Max.	Unit
Address setup time for RD \downarrow	T _{AR}	-	11	-	ns
Address setup time for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for WRQ 1	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width	T _{WR}	Note	15	-	ns
Data setup time for WR ↑	T _{DWR}	-	14	-	ns
Data hold time for WR ↑	T _{WRD}	-	0	-	ns

Note: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-3-2. PCL6125

Item	Symbol	Condition	Min.	Max.	Unit
Address setup time for RD \downarrow	T _{AR}	-	11	-	ns
Address setup time for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for WRQ 1	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width	T_{WR}	Note	15	-	ns
Data setup time for WR ↑	T _{DWR}	-	15	-	ns
Data hold time for WR ↑	T _{WRD}	-	0	-	ns

Note: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-3-3. PCL6145


Item	Sy	mbol	Condition	Min.	Max.	Unit
Address setup time for RD	↓ -	T _{AR}	-	12	-	ns
Address setup time for WR	\downarrow T	Γ _{AW}	-	0	-	ns
Address hold time for RD, WR	↑ T	RWA	-	0	-	ns
CS setup time for RD	т ↓	- CSR	-	0	-	ns
CS setup time for WR	↓ T	CSW	-	0	-	ns
CS hold time for RD, WR	↑ T	RWCS	-	0	-	ns
WRQ ON delay time for CS	;↓ Т	CSWT	$C_L = 40 pF$	-	13	ns
WRQ signal L level time	Т	WAIT	-	-	4∙T _{CLK}	ns
Data output delay time for RD	↓ T	RDLD	$C_L = 40 pF$	-	14	ns
Data output delay time for WRQ	↑ T	WTHD	$C_L = 40 pF$	-	8	ns
Data float delay time for RD	↑ T	RDHD	$C_L = 40 pF$	-	13	ns
WR signal width		Γ _{WR}	Note 1	16	-	ns
Data setup time for WR	↑ T	- DWR	-	17	-	ns
Data hold time for WR	↑ T	WRD	-	0	-	ns

Note 1: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.


8-4-4. 16-bit I/F-3 (8086, etc.)

Setting: IF1 terminal = H level, IF0 terminal = L level

<Read cycle>



<Write cycle>



8-4-4-1. PCL6115

Item	Symbol	Condition	Min.	Max.	Unit
Address setup time for RD \downarrow	T _{AR}	-	11	-	ns
Address setup time for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for WRQ ↑	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width	T _{WR}	Note	15	-	ns
Data setup time for WR ↑	T _{DWR}	-	14	-	ns
Data hold time for WR ↑	T _{WRD}	-	0	-	ns

Note: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-4-2. PCL6125

Item	Symbol	Condition	Min.	Max.	Unit
Address setup time for RD \downarrow	T _{AR}	-	11	-	ns
Address setup time for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for WRQ 1	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width	T _{WR}	Note	15	-	ns
Data setup time for WR ↑	T _{DWR}	-	15	-	ns
Data hold time for WR ↑	T_{WRD}	-	0	-	ns

Note: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-4-3. PCL6145


Item		Symbol	Condition	Min.	Max.	Unit
Address setup time	for RD \downarrow	T _{AR}	-	12	-	ns
Address setup time	for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for	or RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time	for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time	for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for	or RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time	for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level tim	е	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time	for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	14	ns
Data output delay time	for WRQ \uparrow	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time	for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	13	ns
WR signal width		T _{WR}	Note	16	-	ns
Data setup time	for WR \uparrow	T_{DWR}	-	17	-	ns
Data hold time	for WR ↑	T_{WRD}	-	0	-	ns

Note 1: When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.


8-4-5. 8-bit I/F-2 (Z80, etc.)

Setting: IF1 terminal = H level, IF0 terminal = H level

<Read cycle>



<Write cycle>



8-4-5-1. PCL6115

Item		Symbol	Condition	Min.	Max.	Unit
Address setup time	for RD \downarrow	T _{AR}	-	11	-	ns
Address setup time	for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for I	RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time	for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time	for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time for I	RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time	for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time		T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time	for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for	or WRQ ↑	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time	for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width		T_{WR}	Note	15	-	ns
Data setup time	for WR \uparrow	T_{DWR}	-	14	-	ns
Data hold time	for WR \uparrow	T_{WRD}	-	0	-	ns

Note : When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-5-2. PCL6125

Item	Symbol	Condition	Min.	Max.	Unit
Address setup time for RD	, T _{AR}	-	11	-	ns
Address setup time for WR	T _{AW}	-	0	-	ns
Address hold time for RD, WR	T _{RWA}	-	0	-	ns
CS setup time for RD	T _{CSR}	-	0	-	ns
CS setup time for WR	T _{CSW}	-	0	-	ns
CS hold time for RD, WR	T _{RWCS}	-	0	-	ns
WRQ ON delay time for CS	T _{CSWT}	$C_{L} = 40 pF$	-	13	ns
WRQ signal L level time	T _{WAIT}	-	-	4•Т _{СLК}	ns
Data output delay time for RD	, T _{RDLD}	$C_{L} = 40 pF$	-	13	ns
Data output delay time for WRQ	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time for RD	T _{RDHD}	$C_{L} = 40 pF$	-	12	ns
WR signal width	T _{WR}	Note	15	-	ns
Data setup time for WR	T _{DWR}	-	15	-	ns
Data hold time for WR	T _{WRD}	-	0	-	Ns

Note : When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.

8-4-5-3. PCL6145


Item		Symbol	Condition	Min.	Max.	Unit
Address setup time	for RD \downarrow	T _{AR}	-	12	-	ns
Address setup time	for WR \downarrow	T _{AW}	-	0	-	ns
Address hold time for	or RD, WR ↑	T _{RWA}	-	0	-	ns
CS setup time	for RD \downarrow	T _{CSR}	-	0	-	ns
CS setup time	for WR \downarrow	T _{CSW}	-	0	-	ns
CS hold time fe	or RD, WR ↑	T _{RWCS}	-	0	-	ns
WRQ ON delay time	for CS \downarrow	T _{CSWT}	$C_{L} = 40 pF$	-	14	ns
WRQ signal L level tim	е	T _{WAIT}	-	-	4∙T _{CLK}	ns
Data output delay time	for RD \downarrow	T _{RDLD}	$C_{L} = 40 pF$	-	14	ns
Data output delay time	for WRQ ↑	T _{WTHD}	$C_{L} = 40 pF$	-	8	ns
Data float delay time	for RD ↑	T _{RDHD}	$C_{L} = 40 pF$	-	13	ns
WR signal width		T _{WR}	Note	16	-	ns
Data setup time	for WR \uparrow	T_{DWR}	-	17	-	ns
Data hold time	for WR \uparrow	T_{WRD}	-	0	-	Ns

Note : When a WRQ signal is output, the time will be the interval between WRQ terminal = H level and WR terminal = H level.


8-4-6. Serial I/F

Setting: RD = L level, WR = L level

<Read cycle>



<Write cycle>



8-4-6-1. PCL6115

ltem	Symbol	Condition	Min	Max	Unit
Serial clock frequency	f _{scк}	-	-	f _{CLK} /1.5	MHz
Serial clock cycle	Т _{SCK}	-	-	50	ns
Serial clock H time	T _{CH}	-	20	-	ns
Serial clock L time	T _{CL}	-	20	-	ns
SS signal active setup	T _{SLCH}	-	10+Т _{СLК}	-	ns
SS signal deselect time	T _{SHSL}	-	4·T _{CLK}	-	ns
SS signal active hold time	T _{CHSH}	-	0	-	ns
Data setup time	T _{DVCH}	-	3	-	ns
Data hold time	T _{CHDX}	-	1	-	ns
Output disable time	T _{SHQZ}	C _L =40pF	-	16+T _{CLK}	ns
Output delay time	T _{CLQV}	C _L =40pF	-	20	ns

8-4-6-2. PCL6125

Item	Symbol	Condition	Min	Max	Unit	
Serial clock frequency	f _{scк}	-	-	f _{CLK} /1.5	MHz	
Serial clock cycle	Т _{SCK}	-	-	50	ns	
Serial clock H time	T _{CH}	-	20	-	ns	
Serial clock L time	T _{CL}	-	20	-	ns	
SS signal active setup	T _{SLCH}	-	10+Т _{СLК}	-	ns	
SS signal deselect time	T _{SHSL}	-	4·T _{CLK}	-	ns	
SS signal active hold time	T _{CHSH}	-	0	-	ns	
Data setup time	T _{DVCH}	-	2	-	ns	
Data hold time	T _{CHDX}	-	1	-	ns	
Output disable time	T _{SHQZ}	C _L =40pF	-	18+Т _{СLК}	ns	
Output delay time	T _{CLQV}	C _L =40pF	-	19	ns	

8-4-6-3. PCL6145

Item	Symbol	Condition	Min	Max	Unit	
Serial clock frequency	f _{scк}	-	-	f _{CLK} /1.5	MHz	
Serial clock cycle	Т _{SCK}	-	-	50	ns	
Serial clock H time	Т _{СН}	-	20	-	ns	
Serial clock L time	T _{CL}	-	20	-	ns	
SS signal active setup	T _{SLCH}	-	10+T _{CLK}	-	ns	
SS signal deselect time	T _{SHSL}	-	4·T _{CLK}	-	ns	
SS signal active hold time	T _{CHSH}	-	0	-	ns	
Data setup time	T _{DVCH}	-	3	-	ns	
Data hold time	T _{CHDX}	-	1	-	ns	
Output disable time	T _{SHQZ}	C _L =40pF	-	20+Т _{СLК}	ns	
Output delay time	T _{CLQV}	C _L =40pF	-	19	ns	


8-5. Operation timing (common for all axes)

Input signal width is a pulse width to be recognized and output signal pulse is a pulse width to output. Time is the time required for processing.


	Item S		Condition	Min.	Max.	Unit		
RST inpu	Item Symbol ST input signal width -		Note	8•T _{CLK}	-	ns		
EAn, EBn, EZn input			RENV2.EINF="0"	2·T _{CLK}	-			
signal width		T _{EAB}	RENV2.EINF="1"	3·T _{CLK}	 -	ns		
PAn, PBn input signal width		T _{PAB}	RENV2.PINF="0"	2·T _{CLK}	_			
			RENV2.PINF="1"	3·T _{CLK}	 -	ns		
			RENV1.EPW = "000"b	225•T _{CLK}	240•T _{CLK}			
ERCn output signal			RENV1.EPW = "001"b	1793•T _{CLK}	1920•Т _{СLК}	ns		
			RENV1.EPW = "010"b	7169•T _{CLK}	7680•T _{CLK}			
			RENV1.EPW = "011"b	28673·T _{CLK}	30720 · T _{CLK}			
width			RENV1.EPW = "100"b	229377•T _{CLK}	245760·T _{CLK}			
			RENV1.EPW = "101"b	917505·T _{CLK}	983040 · T _{CLK}			
			RENV1.EPW = "110"b	1835009•T _{CLK}	1966080 · T _{CLK}	-		
			RENV1.EPW = "111"b	(Level output)		-		
Off timer	time of		RENV1.ETW = "01"b	225•T _{CLK}	240•T _{CLK}			
	counter clear	-	RENV1.ETW = "10"b	28673•T _{CLK}	30720 · T _{CLK}	ns		
signal			RENV1.ETW = "11"b	1835009 · T _{CLK}	1966080 · T _{CLK}			
0			RENV1.FLTR = "0"	2.T _{CLK}	-			
			RENV1.FLTR="1" &					
			RENV1.FTM="00"b	64 •Т _{СLК}	-			
PELn, ME			RENV1.FLTR="1" &		 			
ORGn, ALMn, INPn,		-	RENV1.FTM="01"b	512•Т _{СLК}	-	ns		
CEMG in	put signal		RENV1.FLTR="1" &					
width			RENV1.FTM="10"b	4096•Т _{СLК}	-			
			RENV1.FLTR="1" &					
			RENV1.FTM="11"b	32768•Т _{СLК}	-			
PDRn M	DRn PEn		RENV1.DRF = "0"	2·T _{CLK}	_			
PDRn, MDRn, PEn input signal width		-	RENV1.DRF = "1"	1048576•T _{CLK}				
Time of direction change timer		-	RENV1.DTMF = "0"	3585 · T _{CLK}		ns		
			RENV1.DTMF = "1"	10•Т _{СLК}	3840•Т _{СLК}			
PCSn input signal								
width		-	-	2•Т _{СLК}	-	ns		
LTCn input signal width		-	-	2·T _{CLK}	-	ns		
0.07.1	Output signal width	-	-	8•T	CLK	ns		
CSTA	Input signal width	-	-	4·T _{CLK}	-	ns		
CSTP -	Output	_	-	8•T		ns		
	signal width							
	Input signal width	-	-	4·T _{CLK}	-	ns		
BSYn signal ON delay time		T _{CMDBSY}		4•Τ _{CLK}	5•Т _{СLК}	ns		
		T _{STABSY}	-	4∙T _{CLK}	5•Т _{СLК}	ns		
Start delay time		T _{CMDPLS}		15•Т _{СLК}	16•Т _{СLК}	ns		
		T _{STAPLS}	-	15•Т _{СLК}	16•Т _{СLК}	ns		
Decolorat	Т		-	5•Т _{СLК}	6∙T _{CLK}	ns		
Deceleration delay time		T _{SDFDW}	-	2·T _{CLK}	3.T _{CLK}	ns		

Note 1: Longer than 8 cycles CLK signal is needed to be input while RST terminal = L level


8-5-1. When the EA, EB inputs are in the 2-pulse mode




8-5-2. When the EA, EB inputs are in the 90-degree phase difference mode




8-5-3. When the PA, PB inputs are in the 2-pulse mode




8-5-4. When the PA, PB inputs are in the 90-degree phase difference mode




8-5-5. Timing for the command start (when I/M = H level, and B/W = H level)



8-5-6. Simultaneous start timing




8-5-7. Deceleration start timing triggered by a command




8-5-8. Deceleration start timing triggered by the SD input




8-5-9. Stop timing by a command



8-5-10. Stop timing by normal stop



8-5-11. Stop timing by error



9. Handling Precautions

9-1. Design precautions

1. Regarding operating voltage, current, temperature, input / output voltage / current etc., please use this product within the rated range.

If used outside the rating range, even if it operates normally in the short term, there is a possibility of increasing the failure rate.

Even within the rated range, the failure rate varies depending on the operating temperature and voltage, so please consider this point when designing the equipment.

Furthermore, please do not exceed absolute maximum ratings even for a very short time.

- 2. Take precautions against the influence of heat in the environment, and keep the temperature around the LSI as cool as possible.
- 3. Please note that ignoring the following may result in latching up and may cause overheating and smoke.
 - Make sure that the voltage on the input/output terminals does not exceed the maximum ratings.
 - Consider power voltage drop timing when turning ON/OFF the power.
 - Be careful not to introduce external noise into the LSI.
 - Hold the unused input terminals to +3.3 V or GND level.
 - Do not short-circuit the outputs.
 - Protect the LSI from inductive pulses caused by electrical sources that generate large voltage surges, and take appropriate precautions against static electricity.
- 4. Provides external circuit protection components so that overvoltage caused by noise, voltage surges, or static electricity is not fed to the LSI.

9-2. Precautions for transporting and storing LSIs

- 1. Always handle LSIs and their packages carefully. Throwing or dropping LSIs may damage them or may cause damage to airtightness by breaking packaging of aluminum laminate
- 2. Do not store LSIs in a location exposed to water droplets or direct sunlight.
- 3. Do not store the LSI in a location where corrosive gases are present, or in excessively dusty environments.
- 4. Store the LSIs in an anti-static storage container, and make sure that no physical load is placed on the LSIs.
- 5. When transporting, follow the cautions on the packaging box.
- 6. The storage temperature should be 5 to 35 °C and humidity should be 40 to 70% as a guide.
- 7. Keep LSIs in a place with little temperature change. Drastic temperature change during storage leads to condensation, lead oxidation, corrosion, etc., and causes bad solder wettability.
- 8. Place an antistatic mat on the storage shelf surface and ground the mat's surface. (Surface-earth resistance between 7.5 × 105 and 1 × 109 Ω)
- 9. When removing the LSI from packaging and storing it again, please use the antistatic storage container.


9-3. Precautions for handling environment

- 1. The humidity should be 40 to 60% considering moisture absorption after opening moisture-proof packaging products.
- 2. Make sure to ground all equipment, tools, and jigs that are present at the work site.
- 3. Ground the work floor using a conductive mat or similar apparatus (with an appropriate resistance factor) (Surface-earth resistance should be $1 \times 109 \Omega$ or less)
- 4. Ground the work desk surface using a conductive mat (Surface-earth resistance should be $1 \times 109 \Omega$ or less)
- 5. Do not allow work on a metal surface, which can cause a rapid change in the electrical charge on the LSI (if the charged LSI touches the surface directly) due to extremely low resistance.
- 6. When picking up an LSI using a vacuum device, provide anti-static protection using a conductive rubber pick up tip.
- 7. Do not touch LSI with electrified body (such as working wear, human body, etc.).
- 8. The surface of the display (such as cathode ray tube etc.) in the work area should be shielded from static electricity by OA equipment filter etc. Avoid turning ON / OFF during operation as much as possible.
- 9. Please use a conductive cover, conductive caster, etc. on the work chair and ground it to the floor. (Seat surface ground resistance should be 1 x 10 10 Ω or less)
- 10. Workers should wear a wrist strap and ground with resistance. (When worn, the resistance between the surface and earth should be 7.5×105 to $3.5 \times 107 \Omega$)
- 11. Handle the LSI package and the LSI carefully so as not to subject them to mechanical vibrations and impact.

9-4. Precautions for installation

5.

- 1. Plastic packages absorb moisture easily. Even if they are stored indoors, they will absorb moisture as time passes. If you put LSI in a reflow oven leaving moisture absorbed, cracks may occur in the resin or adhesion between the resin and the frame may deteriorate. Storage period before moisture proof bag opening is one year.
- If you are worried about moisture absorption, dry the packages thoroughly before reflowing the solder. Dry the packages for 20 to 36 hours at 125 ± 5 °C. Do not dry more than two times.
 If seven days passes after opening moisture proof bag, the LSI will need to be dried.
- If you will be using a soldering method that heats the whole package and you are worried about moisture
 - absorption, dry the packages thoroughly before reflowing the solder.
 - The temperature profile of an infrared reflow furnace must be within the range shown in the figure below. (The temperatures shown are for the temperature at the surface of the plastic package.)
 - The chlorine content (mass percentage) of rosin flux is recommended to be 0.2% or less.



- 4. Solder dipping causes rapid temperature changes in the packages and may damage the devices. Therefore, do not use this method.
 - Hand soldering work using a solder iron should be done under the following conditions.
 - Maximum temperature of the soldering iron 350 °C, max. 5 seconds or less (per terminal).
 - Be careful that the solder iron does not touch parts other than the lead part, such as the package body.

May 9, 2018

No. DA70152-1/0E